{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T12:52:45Z","timestamp":1756385565715,"version":"3.44.0"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"SMDP-C2SD and YFRF and Ph.D. Fellowship under Visvesvaraya Ph.D. Scheme from the Ministry of Electronics and Information Technology"},{"DOI":"10.13039\/501100001843","name":"SERB","doi-asserted-by":"publisher","award":["CRG\/2018\/005013","MTR\/2019\/001605"],"award-info":[{"award-number":["CRG\/2018\/005013","MTR\/2019\/001605"]}],"id":[{"id":"10.13039\/501100001843","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2022,3]]},"DOI":"10.1109\/tcsii.2021.3103880","type":"journal-article","created":{"date-parts":[[2021,8,10]],"date-time":"2021-08-10T16:06:32Z","timestamp":1628611592000},"page":"1572-1576","source":"Crossref","is-referenced-by-count":3,"title":["A 10T, 0.22fJ\/Bit\/Search Mixed-V<sub>\n                     <i>T<\/i>\n                  <\/sub> Pseudo Precharge-Free Content Addressable Memory"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8395-3664","authenticated-orcid":false,"given":"Diptesh","family":"Datta","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology Gandhinagar, Gandhinagar, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7841-8541","authenticated-orcid":false,"given":"Neelam","family":"Surana","sequence":"additional","affiliation":[{"name":"Electrical Department, Indian Institute of Technology Gandhinagar, Gandhinagar, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anoop","family":"Kumar","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology Gandhinagar, Gandhinagar, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9646-1941","authenticated-orcid":false,"given":"Joycee","family":"Mekie","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology Gandhinagar, Gandhinagar, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","year":"2015","author":"Weste","key":"ref1"},{"key":"ref2","volume-title":"Digital Integrated Circuits","volume":"2","author":"Rabaey","year":"2002"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2042826"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.133160"},{"volume-title":"Cam memory architecture and a method of forming and operating a device according to a cam memory architecture","year":"2006","author":"Kaginele","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1991.147548"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2001.965900"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.802001"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1998.672497"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000595"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2019.8754423"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2518219"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2685427"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/el.2018.0592"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9736462\/09509844.pdf?arnumber=9509844","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,25]],"date-time":"2025-08-25T20:50:34Z","timestamp":1756155034000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9509844\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3]]},"references-count":15,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2021.3103880","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2022,3]]}}}