{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T15:09:49Z","timestamp":1774537789203,"version":"3.50.1"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002858","name":"China Postdoctoral Science Foundation","doi-asserted-by":"publisher","award":["2018M643653"],"award-info":[{"award-number":["2018M643653"]}],"id":[{"id":"10.13039\/501100002858","id-type":"DOI","asserted-by":"publisher"}]},{"name":"China-North Macedonia Inter-Governmental S&T Cooperation Project","award":["6-6"],"award-info":[{"award-number":["6-6"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2022,2]]},"DOI":"10.1109\/tcsii.2021.3104215","type":"journal-article","created":{"date-parts":[[2021,8,11]],"date-time":"2021-08-11T20:02:05Z","timestamp":1628712125000},"page":"359-363","source":"Crossref","is-referenced-by-count":24,"title":["A 12-Bit 20-kS\/s 640-nW SAR ADC With a VCDL-Based Open-Loop Time-Domain Comparator"],"prefix":"10.1109","volume":"69","author":[{"given":"Xiaochuan","family":"Zhou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4463-6129","authenticated-orcid":false,"given":"Xiaoyan","family":"Gui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0351-9783","authenticated-orcid":false,"given":"Marjan","family":"Gusev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8990-0915","authenticated-orcid":false,"given":"Nevena","family":"Ackovska","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8717-3160","authenticated-orcid":false,"given":"Yanlong","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4002-9281","authenticated-orcid":false,"given":"Li","family":"Geng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2900150"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3072034"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.4019"},{"key":"ref4","first-page":"236","article-title":"A 0.92 mW 10-bit 50-MS\/s SAR ADC in 0.13 $\\mu\\text{m}$\n CMOS process","volume-title":"Proc. Symp. VLSI Circuits","author":"Liu"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487735"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048498"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DCAS.2014.6965323"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217635"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523149"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2102590"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2885554"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2862880"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3021680"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168918"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942109"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2631299"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271470"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2909032"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9695534\/09511647.pdf?arnumber=9511647","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T23:33:22Z","timestamp":1705016002000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9511647\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2]]},"references-count":18,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2021.3104215","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,2]]}}}