{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T02:32:43Z","timestamp":1781577163329,"version":"3.54.5"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2022,3]]},"DOI":"10.1109\/tcsii.2021.3105558","type":"journal-article","created":{"date-parts":[[2021,8,17]],"date-time":"2021-08-17T20:37:59Z","timestamp":1629232679000},"page":"1577-1581","source":"Crossref","is-referenced-by-count":5,"title":["ACME-2: Improving the Extraction of Essential Bits in Xilinx SRAM-Based FPGAs"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4458-9761","authenticated-orcid":false,"given":"Luis Alberto","family":"Aranda","sequence":"first","affiliation":[{"name":"ARIES Research Center, Universidad Antonio de Nebrija, Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8275-1745","authenticated-orcid":false,"given":"Oscar","family":"Ruano","sequence":"additional","affiliation":[{"name":"ARIES Research Center, Universidad Antonio de Nebrija, Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6719-9681","authenticated-orcid":false,"given":"Francisco","family":"Garcia-Herrero","sequence":"additional","affiliation":[{"name":"ARIES Research Center, Universidad Antonio de Nebrija, Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7133-9026","authenticated-orcid":false,"given":"Juan Antonio","family":"Maestro","sequence":"additional","affiliation":[{"name":"Department of Computer Architecture and Automatics, Computer Science Faculty, Complutense University of Madrid, Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2019.00032"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TAES.2016.140914"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.61"},{"key":"ref4","volume-title":"Soft Error Mitigation Controller LogiCORE IP Product Guide (PG036)","year":"2015"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2011.6131392"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.904080"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2012.6378216"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2010.5491825"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2939858"},{"key":"ref10","volume-title":"7 Series\u2014SEM IP\u2014How to Use the SEM IP Error Report to Look Up Bit Error Locations Using Essential Bit Data in An EBD File?","year":"2016"},{"key":"ref11","volume-title":"UltraScale\u2014SEM IP\u2014How to Use the SEM IP Error Report to Look Up Bit Error Locations Using Essential Bit Data in the EBD File?","year":"2016"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2991882"},{"key":"ref13","volume-title":"CORDIC Core","author":"Herveille","year":"2013"},{"key":"ref14","volume-title":"NOEL-V Processor","year":"2021"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9736462\/09515541.pdf?arnumber=9515541","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T22:48:41Z","timestamp":1705013321000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9515541\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3]]},"references-count":14,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2021.3105558","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,3]]}}}