{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:50:13Z","timestamp":1781884213647,"version":"3.54.5"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"European Union (EU) through the ERC Project","award":["724725 (SWORD)"],"award-info":[{"award-number":["724725 (SWORD)"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2022,3]]},"DOI":"10.1109\/tcsii.2021.3121537","type":"journal-article","created":{"date-parts":[[2021,10,20]],"date-time":"2021-10-20T22:47:42Z","timestamp":1634770062000},"page":"1672-1676","source":"Crossref","is-referenced-by-count":56,"title":["A Novel Ultra-Compact FPGA-Compatible TRNG Architecture Exploiting Latched Ring Oscillators"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9990-4875","authenticated-orcid":false,"given":"Riccardo","family":"Della Sala","sequence":"first","affiliation":[{"name":"Dipartimento di Ingegneria Elettronica e Telecomunicazioni, Sapienza University of Rome, Rome, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6947-4410","authenticated-orcid":false,"given":"Davide","family":"Bellizia","sequence":"additional","affiliation":[{"name":"ICTEAM-Crypto Group, Université Catholique de Louvain, Louvain-la-Neuve, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5650-8212","authenticated-orcid":false,"given":"Giuseppe","family":"Scotti","sequence":"additional","affiliation":[{"name":"Dipartimento di Ingegneria Elettronica e Telecomunicazioni, Sapienza University of Rome, Rome, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-5040-5"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2021.3059454"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2976632"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.267-292"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910965"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2919914"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577379"},{"key":"ref8","first-page":"1","volume-title":"The Intel\u00ae random number generator","author":"Jun","year":"1999"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23951-9_2"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.e95.d.426"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530800"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2919891"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s40998-019-00234-2"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2017.8252581"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2566262"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2926555"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2013.2287182"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.3390\/cryptography5030023"},{"key":"ref19","volume-title":"XST User Guide for Virtex-6, Spartan-6, and 7 Series Devices","year":"2013"},{"key":"ref20","volume-title":"Spartan-6 FPGA Configurable Logic Block","year":"2010"},{"key":"ref21","volume-title":"Constraints Guide","year":"2013"},{"key":"ref22","volume-title":"Spartan-6 FPGA Data Sheet: DC and Switching Characteristics","year":"2015"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.6028\/nist.sp.800-22r1a"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531639"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531639"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9736462\/09581292.pdf?arnumber=9581292","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T23:31:30Z","timestamp":1705015890000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9581292\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3]]},"references-count":25,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2021.3121537","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,3]]}}}