{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:33:47Z","timestamp":1781886827605,"version":"3.54.5"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Ciena Corporation"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2022,3]]},"DOI":"10.1109\/tcsii.2021.3125568","type":"journal-article","created":{"date-parts":[[2021,11,4]],"date-time":"2021-11-04T19:26:00Z","timestamp":1636053960000},"page":"899-903","source":"Crossref","is-referenced-by-count":12,"title":["A Memory-Based Direct-Digital Frequency Synthesizer for Fractional Synchronization"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9732-8704","authenticated-orcid":false,"given":"Soheyl","family":"Ziabakhsh","sequence":"first","affiliation":[{"name":"Analog Circuit Design Department, Ciena Corporation, Ottawa, ON, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6303-705X","authenticated-orcid":false,"given":"Sadok","family":"Aouini","sequence":"additional","affiliation":[{"name":"Analog Circuit Design Department, Ciena Corporation, Ottawa, ON, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8959-8835","authenticated-orcid":false,"given":"Robert G.","family":"Gibbins","sequence":"additional","affiliation":[{"name":"Analog Circuit Design Department, Ciena Corporation, Ottawa, ON, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2940-6624","authenticated-orcid":false,"given":"Matt","family":"Mikkelsen","sequence":"additional","affiliation":[{"name":"Analog Circuit Design Department, Ciena Corporation, Ottawa, ON, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sanam","family":"Moslemi-Tabrizi","sequence":"additional","affiliation":[{"name":"Analog Circuit Design Department, Ciena Corporation, Ottawa, ON, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4031-2725","authenticated-orcid":false,"given":"Naim","family":"Ben-Hamida","sequence":"additional","affiliation":[{"name":"Analog IC Department, Ciena Corporation, Ottawa, ON, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2872069"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2972368"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.882236"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2145290"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2056830"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2986016"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757471"},{"key":"ref8","volume-title":"Integrated Circuit Design for High-Speed Frequency Synthesis","author":"Rogers","year":"2006"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2359674"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2020.2972653"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2017.8094548"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9736462\/09601182.pdf?arnumber=9601182","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T00:59:56Z","timestamp":1705021196000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9601182\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3]]},"references-count":11,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2021.3125568","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,3]]}}}