{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,11]],"date-time":"2025-12-11T07:39:26Z","timestamp":1765438766140,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"University of Victoria doctoral fellowship"},{"name":"NSERC Discovery Grant 36401"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2022,4]]},"DOI":"10.1109\/tcsii.2022.3148228","type":"journal-article","created":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T20:34:54Z","timestamp":1643747694000},"page":"2306-2310","source":"Crossref","is-referenced-by-count":12,"title":["An Area-Efficient FPGA Implementation of a Real-Time Multi-Class Classifier for Binary Images"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5723-8648","authenticated-orcid":false,"given":"Narges","family":"Attarmoghaddam","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Victoria, Victoria, BC, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7950-1577","authenticated-orcid":false,"given":"Kin Fun","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Victoria, Victoria, BC, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PACRIM47961.2019.8985102"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1201\/9781351003827-1"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3289185"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/72.788646"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2005.177"},{"volume-title":"Statistical Learning Theory","year":"1998","author":"Vapnik","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/72.991427"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/1130.003.0020"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/4175.001.0001"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2004.1296543"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2013.95"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645590"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SIITME.2017.8259907"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-57811-4_13"},{"key":"ref15","article-title":"A high-performance HOG extractor on FPGA","author":"Ngo","year":"2018","journal-title":"arXiv:1802.02187"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IIH-MSP.2009.216"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2010.5543772"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.60"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.4236\/jsea.2011.45036"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2012.47"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCI.2015.2424077"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICACCI.2018.8554645"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2010.5596820"},{"article-title":"Caltech-256 object category dataset","year":"2007","author":"Griffin","key":"ref24"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3010517"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2011.5995678"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9741739\/09698411.pdf?arnumber=9698411","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T23:39:28Z","timestamp":1705534768000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9698411\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4]]},"references-count":26,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2022.3148228","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2022,4]]}}}