{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T13:39:10Z","timestamp":1773841150181,"version":"3.50.1"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation (SRC), India","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2022,4]]},"DOI":"10.1109\/tcsii.2022.3149818","type":"journal-article","created":{"date-parts":[[2022,2,8]],"date-time":"2022-02-08T20:36:40Z","timestamp":1644352600000},"page":"2311-2315","source":"Crossref","is-referenced-by-count":15,"title":["An Energy-Efficient High CSNR XNOR and Accumulation Scheme for BNN"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3446-5909","authenticated-orcid":false,"given":"Dinesh","family":"Kushwaha","sequence":"first","affiliation":[{"name":"Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3731-7514","authenticated-orcid":false,"given":"Ashish","family":"Joshi","sequence":"additional","affiliation":[{"name":"IP Engineering Group’s (IPG), Intel Technology India Pvt. Ltd., Bengaluru, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7605-3630","authenticated-orcid":false,"given":"Chaudhry Indra","family":"Kumar","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Delhi Technological University, New Delhi, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6739-7810","authenticated-orcid":false,"given":"Neha","family":"Gupta","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1277-1745","authenticated-orcid":false,"given":"Sandeep","family":"Miryala","sequence":"additional","affiliation":[{"name":"Instrumentation Division, Brookhaven National Laboratory, Upton, NY, USA"}]},{"given":"Rajiv V.","family":"Joshi","sequence":"additional","affiliation":[{"name":"Thomas J. Watson Research Center, Yorktown Heights, NY, USA"}]},{"given":"Sudeb","family":"Dasgupta","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3986-3730","authenticated-orcid":false,"given":"Anand","family":"Bulusu","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee, India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992886"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2940649"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2928043"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2907488"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3066520"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062995"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662435"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS48895.2020.9073848"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2829522"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061508"},{"key":"ref17","article-title":"An energy-efficient and robust 10T SRAM cell for in-memory computation","volume-title":"Proc. IBM IEEE CAS\/EDS AI Compute Symp. (AICS)","author":"Kushwaha"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9741739\/09707498.pdf?arnumber=9707498","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T23:45:32Z","timestamp":1705535132000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9707498\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4]]},"references-count":17,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2022.3149818","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,4]]}}}