{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:39:35Z","timestamp":1764175175392,"version":"3.37.3"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"JST-CREST","award":["JPMJCR16Q1"],"award-info":[{"award-number":["JPMJCR16Q1"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2022,5]]},"DOI":"10.1109\/tcsii.2022.3161494","type":"journal-article","created":{"date-parts":[[2022,3,22]],"date-time":"2022-03-22T19:39:47Z","timestamp":1647977987000},"page":"2438-2442","source":"Crossref","is-referenced-by-count":7,"title":["Systems on a Chip With 8 and 32 Bits Processors in 0.18-\u03bcm Technology for IoT Applications"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3544-8839","authenticated-orcid":false,"given":"Marco","family":"Sarmiento","sequence":"first","affiliation":[{"name":"Department of Computer and Network Engineering, The University of Electro-Communications, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3623-5250","authenticated-orcid":false,"given":"Khai-Duy","family":"Nguyen","sequence":"additional","affiliation":[{"name":"Department of Computer and Network Engineering, The University of Electro-Communications, Tokyo, Japan"}]},{"given":"Ckristian","family":"Duran","sequence":"additional","affiliation":[{"name":"Department of Computer and Network Engineering, The University of Electro-Communications, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5501-0914","authenticated-orcid":false,"given":"Ronaldo","family":"Serrano","sequence":"additional","affiliation":[{"name":"Department of Computer and Network Engineering, The University of Electro-Communications, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4078-0836","authenticated-orcid":false,"given":"Trong-Thuc","family":"Hoang","sequence":"additional","affiliation":[{"name":"Department of Computer and Network Engineering, The University of Electro-Communications, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6328-5371","authenticated-orcid":false,"given":"Koichiro","family":"Ishibashi","sequence":"additional","affiliation":[{"name":"Department of Computer and Network Engineering, The University of Electro-Communications, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5255-4919","authenticated-orcid":false,"given":"Cong-Kha","family":"Pham","sequence":"additional","affiliation":[{"name":"Department of Computer and Network Engineering, The University of Electro-Communications, Tokyo, Japan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106976"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"ref3","article-title":"Formally verifying WARP-V, an open-source TL-Verilog RISC-V core generator","author":"Hoover","year":"2018","journal-title":"arXiv: 1811.12474"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/COINS49042.2020.9191411"},{"volume-title":"8-bit RISC Processor Core Based on the Vautomation uRISC","year":"2020","author":"Henry","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3090102"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075877"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/BIOCAS.2017.8325069"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2945026"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC53507.2021.9613880"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.21236\/ada605735"},{"volume-title":"WISHBONE System-on-Chip (SoC) Interconnection 349 Architecture for Portable IP Cores","year":"2002","author":"Herveille","key":"ref14"},{"volume-title":"Cortex-M0","year":"2020","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICGHIT49656.2020.00011"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS45839.2020.9068952"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310175"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9766072\/09739764.pdf?arnumber=9739764","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,18]],"date-time":"2024-01-18T00:21:34Z","timestamp":1705537294000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9739764\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5]]},"references-count":18,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2022.3161494","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2022,5]]}}}