{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:41:06Z","timestamp":1772206866933,"version":"3.50.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China (NSFC) Key Program","doi-asserted-by":"publisher","award":["62034007"],"award-info":[{"award-number":["62034007"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Key Research and Development Program of the Ministry of Science and Technology","award":["2021YFE0204000"],"award-info":[{"award-number":["2021YFE0204000"]}]},{"DOI":"10.13039\/501100017610","name":"Shenzhen Science and Technology Program","doi-asserted-by":"publisher","award":["KQTD20200820113051096"],"award-info":[{"award-number":["KQTD20200820113051096"]}],"id":[{"id":"10.13039\/501100017610","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NanShanQu KeJiChuangXinJu","award":["K21799101"],"award-info":[{"award-number":["K21799101"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2022,10]]},"DOI":"10.1109\/tcsii.2022.3183007","type":"journal-article","created":{"date-parts":[[2022,6,14]],"date-time":"2022-06-14T20:14:40Z","timestamp":1655237680000},"page":"4123-4127","source":"Crossref","is-referenced-by-count":14,"title":["A Vector Systolic Accelerator for Multi-Precision Floating-Point High-Performance Computing"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3251-931X","authenticated-orcid":false,"given":"Kai","family":"Li","sequence":"first","affiliation":[{"name":"School of Microelectronics, and Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, Southern University of Science and Technology, Shenzhen, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2527-6778","authenticated-orcid":false,"given":"Wei","family":"Mao","sequence":"additional","affiliation":[{"name":"School of Microelectronics, and Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, Southern University of Science and Technology, Shenzhen, China"}]},{"given":"Junzhuo","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Microelectronics, and Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, Southern University of Science and Technology, Shenzhen, China"}]},{"given":"Boyu","family":"Li","sequence":"additional","affiliation":[{"name":"School of Microelectronics, and Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, Southern University of Science and Technology, Shenzhen, China"}]},{"given":"Zhengke","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, and Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, Southern University of Science and Technology, Shenzhen, China"}]},{"given":"Shuxing","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, and Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, Southern University of Science and Technology, Shenzhen, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3119-3805","authenticated-orcid":false,"given":"Laimin","family":"Du","sequence":"additional","affiliation":[{"name":"School of Microelectronics, and Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, Southern University of Science and Technology, Shenzhen, China"}]},{"given":"Sixiao","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, and Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, Southern University of Science and Technology, Shenzhen, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2674-4118","authenticated-orcid":false,"given":"Hao","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, and Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, Southern University of Science and Technology, Shenzhen, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662426"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/BigData50022.2020.9377729"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2020.9091348"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.7"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724440"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2895031"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2950386"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s13369-016-2117-3"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473928"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3128435"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2980531"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3160191"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2001.930098"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176987"},{"key":"ref15","article-title":"FPMax: A 106GFLOPS\/W at 217GFLOPS\/mm2 single-precision FPU, and a 43.7 GFLOPS\/W at 74.6GFLOPS\/mm2 double-precision FPU, in 28nm UTBB FDSOI","author":"Pu","year":"2016","journal-title":"arXiv:1606.07852"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3044752"},{"key":"ref17","first-page":"256","article-title":"Systolic arrays for (VLSI)","volume-title":"Proc. Symp. Sparse Matrix Comput.","author":"Kung"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.02.021"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2016.0100"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9900496\/09795894.pdf?arnumber=9795894","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T04:52:34Z","timestamp":1706763154000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9795894\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10]]},"references-count":20,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2022.3183007","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,10]]}}}