{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,7]],"date-time":"2026-10-07T16:39:32Z","timestamp":1791391172482,"version":"4.3.3"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2022,10]]},"DOI":"10.1109\/tcsii.2022.3185632","type":"journal-article","created":{"date-parts":[[2022,6,23]],"date-time":"2022-06-23T15:31:03Z","timestamp":1655998263000},"page":"3978-3982","source":"Crossref","is-referenced-by-count":11,"title":["AES S-Box Hardware With Efficiency Improvement Based on Linear Mapping Optimization"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8267-3481","authenticated-orcid":false,"given":"Ayano","family":"Nakashima","sequence":"first","affiliation":[{"name":"Research Institute of Electrical Communication, Tohoku University, Sendai, Miyagi, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9754-6792","authenticated-orcid":false,"given":"Rei","family":"Ueno","sequence":"additional","affiliation":[{"name":"Research Institute of Electrical Communication, Tohoku University, Sendai, Miyagi, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0864-3126","authenticated-orcid":false,"given":"Naofumi","family":"Homma","sequence":"additional","affiliation":[{"name":"Research Institute of Electrical Communication, Tohoku University, Sendai, Miyagi, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45682-1_15"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/0890-5401(88)90024-7"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44709-1_16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_32"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-34117-5_4"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126610006633"},{"key":"ref7","first-page":"63","article-title":"Highly efficient GF($2^{\\textrm{8}}$\n) inversion circuit based on redundant GF arithmetic and its application to AES design","volume-title":"Cryptographic Hardware and Embedded Systems (CHES)","author":"Ueno","year":"2015"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-018-0187-8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-30436-1_24"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2019.i4.91-125"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560310"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2016.32"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9900496\/09804750.pdf?arnumber=9804750","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:47:13Z","timestamp":1706748433000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9804750\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10]]},"references-count":12,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2022.3185632","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,10]]}}}