{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,6]],"date-time":"2025-10-06T09:29:23Z","timestamp":1759742963204,"version":"3.37.3"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000780","name":"European Union\u2019s Horizon 2020 Research and Innovation Program","doi-asserted-by":"publisher","award":["824071"],"award-info":[{"award-number":["824071"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]},{"name":"project NeuHeart; https:\/\/www.neuhearth2020.eu"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2022,10]]},"DOI":"10.1109\/tcsii.2022.3190796","type":"journal-article","created":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T19:28:48Z","timestamp":1657740528000},"page":"4168-4172","source":"Crossref","is-referenced-by-count":4,"title":["An Implantable Phase Locked Loop MEMS-Based Readout System for Heart Transplantation"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0658-8883","authenticated-orcid":false,"given":"Nazanin","family":"Neshatvar","sequence":"first","affiliation":[{"name":"Department of Electronic and Electrical Engineering, University College London, London, U.K."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6149-5180","authenticated-orcid":false,"given":"Matthew","family":"Schormans","sequence":"additional","affiliation":[{"name":"Department of Electronic and Electrical Engineering, University College London, London, U.K."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9575-8831","authenticated-orcid":false,"given":"Dai","family":"Jiang","sequence":"additional","affiliation":[{"name":"Department of Electronic and Electrical Engineering, University College London, London, U.K."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefan","family":"Schmitt","sequence":"additional","affiliation":[{"name":"Department of Chemistry, Fraunhofer Institute for Microengineering and Microsystems, Mainz, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Detemple","sequence":"additional","affiliation":[{"name":"Department of Chemistry, Fraunhofer Institute for Microengineering and Microsystems, Mainz, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0623-963X","authenticated-orcid":false,"given":"Andreas","family":"Demosthenous","sequence":"additional","affiliation":[{"name":"Department of Electronic and Electrical Engineering, University College London, London, U.K."}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1161\/CIRCHEARTFAILURE.119.006218"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1161\/JAHA.116.004070"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1093\/eurheartj\/ehw604"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2239097"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274831"},{"key":"ref6","first-page":"211","article-title":"Asymmetrical subranging R2R DAC in ULP","volume-title":"Proc. NASA Symp. VLSI Design","author":"Cox"},{"volume-title":"Design of Analog CMOS Integrated Circuits","year":"2001","author":"Razavi","key":"ref7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542317"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2206683"},{"volume-title":"Lessons in Electric Circuits","year":"2007","author":"Kuphaldt","key":"ref10"},{"volume-title":"OEM silicon pressure die","year":"2018","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2911888"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-013-0053-7"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2016.2534358"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2021.153779"},{"volume-title":"4-channel, 4.8 kHz, ultralow noise, 24-bit sigma-delta ADC with PGA","year":"2017","key":"ref16"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9900496\/09828485.pdf?arnumber=9828485","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T06:46:25Z","timestamp":1706769985000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9828485\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10]]},"references-count":16,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2022.3190796","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2022,10]]}}}