{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T16:33:25Z","timestamp":1779381205757,"version":"3.53.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1109\/tcsii.2022.3199250","type":"journal-article","created":{"date-parts":[[2022,8,15]],"date-time":"2022-08-15T19:48:52Z","timestamp":1660592932000},"page":"4689-4693","source":"Crossref","is-referenced-by-count":23,"title":["Enabling ULV Fully Synthesizable Analog Circuits: The BA Cell, a Standard-Cell-Based Building Block for Analog Design"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9990-4875","authenticated-orcid":false,"given":"Riccardo","family":"Della Sala","sequence":"first","affiliation":[{"name":"Dipartimento di Ingegneria dell&#x2019;Informazione, Elettronica e Telecomunicazioni, Sapienza University of Rome, Rome, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3880-2546","authenticated-orcid":false,"given":"Francesco","family":"Centurelli","sequence":"additional","affiliation":[{"name":"Dipartimento di Ingegneria dell&#x2019;Informazione, Elettronica e Telecomunicazioni, Sapienza University of Rome, Rome, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5650-8212","authenticated-orcid":false,"given":"Giuseppe","family":"Scotti","sequence":"additional","affiliation":[{"name":"Dipartimento di Ingegneria dell&#x2019;Informazione, Elettronica e Telecomunicazioni, Sapienza University of Rome, Rome, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9061019"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3156890"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea12020027"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2889847"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2525786"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2804220"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2517"},{"key":"ref17","first-page":"195","article-title":"Process corner calibration for standard cell based flash ADC","author":"pradeep","year":"2019","journal-title":"Proc IEEE Int Symp Smart Electron Syst (ISES)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-020-01633-w"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-020-01705-x"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2020.2987536"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2415231"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3049680"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2852682"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea11020019"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3390\/app11062528"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2348311"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-51482-6"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9091410"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-012-9865-0"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9969381\/09858088.pdf?arnumber=9858088","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,19]],"date-time":"2022-12-19T19:50:01Z","timestamp":1671479401000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9858088\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12]]},"references-count":20,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2022.3199250","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,12]]}}}