{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,27]],"date-time":"2025-07-27T07:20:14Z","timestamp":1753600814515,"version":"3.37.3"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2023,1]]},"DOI":"10.1109\/tcsii.2022.3207471","type":"journal-article","created":{"date-parts":[[2022,9,19]],"date-time":"2022-09-19T19:58:08Z","timestamp":1663617488000},"page":"131-135","source":"Crossref","is-referenced-by-count":1,"title":["Architectural Comparison Model for Area-Efficient PMAP Turbo-Decoders"],"prefix":"10.1109","volume":"70","author":[{"given":"Simone","family":"Favero","sequence":"first","affiliation":[{"name":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3069-0319","authenticated-orcid":false,"given":"Maurizio","family":"Martina","sequence":"additional","affiliation":[{"name":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2238-9443","authenticated-orcid":false,"given":"Guido","family":"Masera","sequence":"additional","affiliation":[{"name":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/el:20001357"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2003.809247"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2007.895202"},{"journal-title":"Towards higher speed decoding of convolutional turbocodes","year":"2013","author":"gonzalez","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33941-7_27"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2004.823364"},{"key":"ref16","first-page":"157","article-title":"A 691 Mbps 1.392mm2 configurable radix-16 turbo decoder ASIC for 3GPP-LTE and WiMAX systems in 65nm CMOS","author":"chen","year":"2013","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref17","first-page":"284c","article-title":"A 1Gbps LTE-advanced turbo-decoder ASIC in 65nm CMOS","author":"belfanti","year":"2013","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2016.2515719"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/EUROCON.2015.7313790"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISTC.2018.8625377"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISTC.2018.8625324"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2012.6463718"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2002.1049701"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2362733"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351031"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1993.397441"},{"journal-title":"D1 2 B5G Wireless Tb\/s FEC KPI Requirements and Technology Gap Analysis","year":"2018","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2020.2966723"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/PIMRC48278.2020.9217318"},{"journal-title":"Area efficiency model for turbo-decoders","year":"2021","author":"favero","key":"ref21"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9996096\/09895162.pdf?arnumber=9895162","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,16]],"date-time":"2023-01-16T19:08:32Z","timestamp":1673896112000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9895162\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1]]},"references-count":21,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2022.3207471","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2023,1]]}}}