{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T16:44:17Z","timestamp":1774716257875,"version":"3.50.1"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Research Foundation of Korea (NRF) Grant funded by the Korea Government","doi-asserted-by":"publisher","award":["NRF-2020R1A4A1019628"],"award-info":[{"award-number":["NRF-2020R1A4A1019628"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2023,1]]},"DOI":"10.1109\/tcsii.2022.3208280","type":"journal-article","created":{"date-parts":[[2022,9,21]],"date-time":"2022-09-21T19:27:23Z","timestamp":1663788443000},"page":"101-105","source":"Crossref","is-referenced-by-count":14,"title":["A 15-Gb\/s Single-Ended NRZ Receiver Using Self-Referenced Technique With 1-Tap Latched DFE for DRAM Interfaces"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3695-2703","authenticated-orcid":false,"given":"Seongcheol","family":"Kim","sequence":"first","affiliation":[{"name":"Department of Semiconductor System Engineering, Korea University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8247-6277","authenticated-orcid":false,"given":"Jincheol","family":"Sim","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Korea University, Seoul, South Korea"}]},{"given":"Hyunsu","family":"Park","sequence":"additional","affiliation":[{"name":"Department of Semiconductor System Engineering, Korea University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0594-4206","authenticated-orcid":false,"given":"Yoonjae","family":"Choi","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Korea University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9545-9196","authenticated-orcid":false,"given":"Jonghyuck","family":"Choi","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Korea University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4379-7905","authenticated-orcid":false,"given":"Chulwoo","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Korea University, Seoul, South Korea"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"JEDEC: 2020 DDR4 SDRAM Standard","year":"2020"},{"key":"ref2","volume-title":"JEDEC: DDR5 SDRAM Standard","year":"2020"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2717900"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2466469"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2258271"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903076"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856583"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3006864"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031527"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3050823"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2893498"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3093913"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3014925"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724601"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.845191"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9996096\/09897068.pdf?arnumber=9897068","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T21:19:47Z","timestamp":1705958387000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9897068\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1]]},"references-count":15,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2022.3208280","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,1]]}}}