{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T11:30:40Z","timestamp":1774611040752,"version":"3.50.1"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2024,2]]},"DOI":"10.1109\/tcsii.2022.3210235","type":"journal-article","created":{"date-parts":[[2022,9,28]],"date-time":"2022-09-28T19:51:45Z","timestamp":1664394705000},"page":"503-507","source":"Crossref","is-referenced-by-count":2,"title":["Extended \u201cA Comprehensive and Unified Procedure for Symbolic Analysis of Analog Circuits\u201d"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0028-7078","authenticated-orcid":false,"given":"Reza","family":"Hashemian","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Northern Illinois University, DeKalb, IL, USA"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Symbolic Network Analysis","author":"Lin","year":"1991"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4939-1103-5"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/0010-4485(75)90004-4"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/0010-4485(76)90162-7"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.2174\/97816080509561120101"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-010-9455-y"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-013-9696-y"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401272"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2097696"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.22201\/icat.16656423.2011.9.01.450"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/ij-ecs.1977.0032"},{"key":"ref12","first-page":"39","article-title":"Topological analysis of networks containing nullators and norators using residual networks","volume-title":"Proc. 23rd Annu. Southwestern IEEE Conf. Exhibit.","author":"Parten"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1142\/S021812661000716X"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2789"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1002\/cta.582"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2022.3165152"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10423416\/09904922.pdf?arnumber=9904922","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T23:16:34Z","timestamp":1710371794000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9904922\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,2]]},"references-count":16,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2022.3210235","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,2]]}}}