{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T16:36:41Z","timestamp":1783701401992,"version":"3.55.0"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100021856","name":"\u201cPON Ricerca & Innovazione\u2014Ministero dell\u2019Universit\u00e0 e della Ricerca","doi-asserted-by":"publisher","award":["1062_R24_INNOVAZIONE"],"award-info":[{"award-number":["1062_R24_INNOVAZIONE"]}],"id":[{"id":"10.13039\/501100021856","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2023,2]]},"DOI":"10.1109\/tcsii.2022.3211278","type":"journal-article","created":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T20:17:14Z","timestamp":1664828234000},"page":"756-760","source":"Crossref","is-referenced-by-count":43,"title":["A High-Speed FPGA-Based True Random Number Generator Using Metastability With Clock Managers"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5795-4321","authenticated-orcid":false,"given":"Fabio","family":"Frustaci","sequence":"first","affiliation":[{"name":"Department of Informatics, Modelling, Electronics and Systems Engineering, University of Calabria, Rende, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2197-4563","authenticated-orcid":false,"given":"Fanny","family":"Spagnolo","sequence":"additional","affiliation":[{"name":"Department of Informatics, Modelling, Electronics and Systems Engineering, University of Calabria, Rende, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1363-9201","authenticated-orcid":false,"given":"Stefania","family":"Perri","sequence":"additional","affiliation":[{"name":"Department of Mechanical, Energy and Management Engineering, University of Calabria, Rende, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9528-1110","authenticated-orcid":false,"given":"Pasquale","family":"Corsonello","sequence":"additional","affiliation":[{"name":"Department of Informatics, Modelling, Electronics and Systems Engineering, University of Calabria, Rende, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3111049"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3158022"},{"key":"ref23","year":"2022","journal-title":"How Secure is your Password?"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2926555"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2566262"},{"key":"ref20","article-title":"A statistical test suite for random and pseudorandom number generators for cryptographic applications, Rev. 1a","author":"bassham","year":"2010"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40349-1_11"},{"key":"ref22","year":"2011","journal-title":"Kintex-7 FPGAs Data Sheet DC and AC Switching Characteristics"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311206"},{"key":"ref21","author":"killmann","year":"2011","journal-title":"A Proposal for Functionality Classes for Random Number Generators Version 2 0 Mathematical-Technical Reference of AIS 20\/31"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23951-9_2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/RADIOELEK.2007.371423"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2960694"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2606353"},{"key":"ref19","volume":"1","year":"2016","journal-title":"Cyclone IV Device Handbook"},{"key":"ref18","year":"2018","journal-title":"7 Series FPGAs Clocking Resources User Guide"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2933280"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3037173"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00024"},{"key":"ref4","first-page":"1672","article-title":"A novel ultra-compact FPGA-compatible TRNG architecture exploiting latched ring oscillators","volume":"69","author":"sala","year":"2022","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.E95.D.426"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"91","DOI":"10.1109\/TII.2015.2502183","article-title":"A new TRNG based on coherent sampling with self-timed rings","volume":"12","author":"martin","year":"2016","journal-title":"IEEE Trans Ind Informat"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2919891"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10032206\/09908167.pdf?arnumber=9908167","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,28]],"date-time":"2023-11-28T11:16:52Z","timestamp":1701170212000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9908167\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2]]},"references-count":23,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2022.3211278","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,2]]}}}