{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T08:57:01Z","timestamp":1767085021211,"version":"3.37.3"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Republic of China through Project \u201cLow Power Deep Learning FPGA System for Object Recognition\u201d","doi-asserted-by":"publisher","award":["MOST 110-2622-E-011-025"],"award-info":[{"award-number":["MOST 110-2622-E-011-025"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2023,2]]},"DOI":"10.1109\/tcsii.2022.3213847","type":"journal-article","created":{"date-parts":[[2022,10,12]],"date-time":"2022-10-12T19:40:09Z","timestamp":1665603609000},"page":"746-750","source":"Crossref","is-referenced-by-count":9,"title":["Area Efficient Compression for Floating-Point Feature Maps in Convolutional Neural Network Accelerators"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3177-6341","authenticated-orcid":false,"given":"Bai-Kui","family":"Yan","sequence":"first","affiliation":[{"name":"Department of Electronic and Computer Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1075-8512","authenticated-orcid":false,"given":"Shanq-Jang","family":"Ruan","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"1","article-title":"ImageNet classification with deep convolutional neural networks","volume-title":"Proc. Int. Conf. Adv. Neural Inf. Process. Syst.","volume":"25","author":"Krizhevsky"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-015-0816-y"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.91"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1186\/s40537-019-0276-2"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IVS.2017.7995703"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2018.09.048"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref8","article-title":"The lottery ticket hypothesis: Finding sparse, trainable neural networks","author":"Frankle","year":"2018","journal-title":"arXiv:1803.03635"},{"key":"ref9","first-page":"1","article-title":"Trained ternary quantization","volume-title":"Proc. Int. Conf. Learn. Represent.","author":"Zhu"},{"key":"ref10","first-page":"1","article-title":"Incremental network quantization: Towards lossless CNNs with low-precision weights","volume-title":"Proc. Int. Conf. Learn. Represent.","author":"Zhou"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3075420"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00015"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080254"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001138"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2018.2852335"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365928"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/cdt2.12038"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2950093"},{"key":"ref20","first-page":"377","article-title":"Base-delta-immediate compression: Practical data compression for on-chip caches","volume-title":"Proc. 21st Int. Conf. Parallel Archit. Compilation Technol. (PACT)","author":"Pekhimenko"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10032206\/09916287.pdf?arnumber=9916287","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T22:55:06Z","timestamp":1705964106000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9916287\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2]]},"references-count":22,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2022.3213847","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2023,2]]}}}