{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T18:02:55Z","timestamp":1790877775319,"version":"4.1.0"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program","doi-asserted-by":"publisher","award":["2018YFB2202604"],"award-info":[{"award-number":["2018YFB2202604"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"name":"University Synergy Innovation Program of Anhui Province","award":["GXXT-2019-030"],"award-info":[{"award-number":["GXXT-2019-030"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2023,2]]},"DOI":"10.1109\/tcsii.2022.3215903","type":"journal-article","created":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T22:03:24Z","timestamp":1667513004000},"page":"751-755","source":"Crossref","is-referenced-by-count":16,"title":["An Area-Efficient Large Integer NTT-Multiplier Using Discrete Twiddle Factor Approach"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9920-2435","authenticated-orcid":false,"given":"Zhenmin","family":"Li","sequence":"first","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jingwei","family":"Ren","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6730-3167","authenticated-orcid":false,"given":"Gaoming","family":"Du","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhenxing","family":"Tu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaolei","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yongsheng","family":"Yin","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yiming","family":"Ouyang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-20465-4_9"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2281786"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2691727"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2829539"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2840108"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2958334"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/BF02242355"},{"issue":"8","key":"ref8","first-page":"1855","article-title":"FPGA design and implementation of large integer multiplier","volume":"41","author":"Xie","year":"2019","journal-title":"J. Electron. Inf. Technol."},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.2307\/2004932"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2361209"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2015.2436372"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2922999"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3143804"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10032206\/09927182.pdf?arnumber=9927182","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T22:08:43Z","timestamp":1705961323000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9927182\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2]]},"references-count":13,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2022.3215903","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,2]]}}}