{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:17:26Z","timestamp":1781885846205,"version":"3.54.5"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006410","name":"Analog Devices Pvt. Ltd., Bengaluru, India","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006410","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2023,2]]},"DOI":"10.1109\/tcsii.2022.3216516","type":"journal-article","created":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T22:03:24Z","timestamp":1667513004000},"page":"741-745","source":"Crossref","is-referenced-by-count":10,"title":["Energy-Efficient FPGA Implementation of Power-of-2 Weights-Based Convolutional Neural Networks With Low Bit-Precision Input Images"],"prefix":"10.1109","volume":"70","author":[{"given":"Sai","family":"Sanjeet","sequence":"first","affiliation":[{"name":"Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology Kharagpur, Kharagpur, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3563-9096","authenticated-orcid":false,"given":"Bibhu Datta","family":"Sahoo","sequence":"additional","affiliation":[{"name":"Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology Kharagpur, Kharagpur, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6516-4175","authenticated-orcid":false,"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[{"name":"VLSI Design and Education Center, University of Tokyo, Tokyo, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2690919"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080254"},{"key":"ref3","article-title":"Binarized Neural Networks: Training deep neural networks with weights and activations constrained to +1 or \u22121","author":"Courbariaux","year":"2016","journal-title":"arXiv:1602.02830"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2017.8335699"},{"key":"ref5","first-page":"1","article-title":"Accurate and efficient 2-bit quantized neural networks","volume-title":"Proc. 2nd SysML Conf.","author":"Choi"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW53098.2021.00268"},{"key":"ref7","article-title":"Incremental network quantization: Towards lossless CNNs with low-precision weights","author":"Zhou","year":"2017","journal-title":"arXiv:1702.03044"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00027"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021744"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021741"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2017.8280163"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00016"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2682138"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439296"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TSMC.1979.4310076"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3010336"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056771"},{"key":"ref18","article-title":"Towards fast and energy-efficient binarized neural network inference on FPGA","author":"Fu","year":"2018","journal-title":"arXiv:1810.02068"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3154839"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/COOLCHIPS52128.2021.9410327"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10032206\/09926162.pdf?arnumber=9926162","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T22:08:39Z","timestamp":1705961319000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9926162\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2]]},"references-count":20,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2022.3216516","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,2]]}}}