{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T19:58:11Z","timestamp":1740167891107,"version":"3.37.3"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2023,7]]},"DOI":"10.1109\/tcsii.2023.3238998","type":"journal-article","created":{"date-parts":[[2023,1,23]],"date-time":"2023-01-23T19:36:23Z","timestamp":1674502583000},"page":"2325-2329","source":"Crossref","is-referenced-by-count":0,"title":["High-Precision and Low-Power Offset Canceling Tri-State Sensing Latch in NAND Flash Memory"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9182-3074","authenticated-orcid":false,"given":"Taeyun","family":"Lee","sequence":"first","affiliation":[{"name":"Flash Design Team, Samsung Electronics Company Ltd, Hwaseong, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3228-3725","authenticated-orcid":false,"given":"In-Jun","family":"Jung","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0757-2581","authenticated-orcid":false,"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2941758"},{"key":"ref12","first-page":"246","article-title":"A 5.6 MB\/s 64 Gb 4b\/cell NAND flash memory in 43nm CMOS","author":"trinh","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"journal-title":"Memory devices that sample latch trip voltages prior to reading data into latches and methods of operating same","year":"2019","author":"kim","key":"ref15"},{"key":"ref14","first-page":"218","article-title":"13.1 A 1Tb 4b\/cell NAND flash memory with tPROG=2ms, tR=110?s and 1.2Gb\/s high-speed IO rate","author":"kim","year":"2020","journal-title":"Proc IEEE ISSCC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2604297"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523279"},{"journal-title":"Non-volatile memory device and read method thereof","year":"2015","author":"sim","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.568831"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731640"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007152"},{"journal-title":"BIT Line current trip point modulation for reading nonvolatile storage elements","year":"2014","author":"mui","key":"ref7"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2352293"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3058391"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9431-5"},{"journal-title":"Nand flash memory comprising current sensing page buffer","year":"2017","author":"missiroli","key":"ref6"},{"journal-title":"Method of reading memory cells with different threshold voltages without variation of word line voltage and nonvolatile memory device using the same","year":"2013","author":"joo","key":"ref5"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10164655\/10024385.pdf?arnumber=10024385","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,17]],"date-time":"2023-07-17T18:03:01Z","timestamp":1689616981000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10024385\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7]]},"references-count":16,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2023.3238998","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2023,7]]}}}