{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:24:27Z","timestamp":1775665467594,"version":"3.50.1"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002347","name":"Federal Ministry of Education and Research of Germany through the Project \u201cOpen6GHub\u201d","doi-asserted-by":"publisher","award":["16KISK009"],"award-info":[{"award-number":["16KISK009"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2023,3]]},"DOI":"10.1109\/tcsii.2023.3241154","type":"journal-article","created":{"date-parts":[[2023,1,31]],"date-time":"2023-01-31T18:46:50Z","timestamp":1675190810000},"page":"1249-1253","source":"Crossref","is-referenced-by-count":15,"title":["Towards Reconfigurable CNN Accelerator for FPGA Implementation"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9232-734X","authenticated-orcid":false,"given":"Rizwan Tariq","family":"Syed","sequence":"first","affiliation":[{"name":"System Architectures, Leibniz-Institut für innovative Mikroelektronik, Frankfurt (Oder), Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6419-2062","authenticated-orcid":false,"given":"Marko","family":"Andjelkovic","sequence":"additional","affiliation":[{"name":"System Architectures, Leibniz-Institut für innovative Mikroelektronik, Frankfurt (Oder), Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9230-640X","authenticated-orcid":false,"given":"Markus","family":"Ulbricht","sequence":"additional","affiliation":[{"name":"System Architectures, Leibniz-Institut für innovative Mikroelektronik, Frankfurt (Oder), Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0267-0203","authenticated-orcid":false,"given":"Milos","family":"Krstic","sequence":"additional","affiliation":[{"name":"System Architectures, Leibniz-Institut für innovative Mikroelektronik, Frankfurt (Oder), Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/wf-iot48130.2020.9221101"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2021.3087100"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2017.2735490"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10030230"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/access.2020.3000444"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2688340"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/tkde.2021.3070203"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICEngTechnol.2017.8308186"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTC2022-Spring54318.2022.9860976"},{"key":"ref10","article-title":"Ultra low-latency, low-area inference accelerators using heterogeneous deep quantization with QKeras and HLS4ML","author":"Coelho","year":"2020","journal-title":"arxiv.abs\/2006.10159"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DFT50435.2020.9250812"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS45839.2020.9069026"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1088\/2632-2153\/ac0ea1"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2019.8875433"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS50870.2020.9159716"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10061496\/10032651.pdf?arnumber=10032651","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,13]],"date-time":"2024-02-13T12:25:16Z","timestamp":1707827116000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10032651\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3]]},"references-count":15,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2023.3241154","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,3]]}}}