{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T05:24:09Z","timestamp":1780637049676,"version":"3.54.1"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"MOST of China","award":["2019YFB2205100"],"award-info":[{"award-number":["2019YFB2205100"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61851404"],"award-info":[{"award-number":["61851404"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92064001"],"award-info":[{"award-number":["92064001"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Beijing Superstring Academic Institution"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2023,8]]},"DOI":"10.1109\/tcsii.2023.3253200","type":"journal-article","created":{"date-parts":[[2023,3,7]],"date-time":"2023-03-07T19:27:15Z","timestamp":1678217235000},"page":"2734-2738","source":"Crossref","is-referenced-by-count":3,"title":["A 1-Mb Programming Configurable ReRAM Fully Integrating Into a 32-Bit Microcontroller Unit"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6447-5086","authenticated-orcid":false,"given":"Hanwen","family":"Gong","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hu","family":"He","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2417-983X","authenticated-orcid":false,"given":"Bin","family":"Gao","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8369-0067","authenticated-orcid":false,"given":"Jianshi","family":"Tang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jian","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dabin","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Junren","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2732-3419","authenticated-orcid":false,"given":"Qingtian","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xing","family":"Mou","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"He","family":"Qian","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8359-7997","authenticated-orcid":false,"given":"Huaqiang","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838346"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838348"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2911661"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3089561"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2821268"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2015.2481819"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2034670"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353675"},{"key":"ref17","article-title":"DoReFa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients","author":"zhou","year":"2016","journal-title":"arXiv 1606 06160 [cs]"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894368"},{"key":"ref18","year":"2022","journal-title":"STM32F101RG"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2684830"},{"key":"ref7","first-page":"226","article-title":"14.3 a 43pj\/cycle non-volatile microcontroller with 4.7 ?s shutdown\/wake-up integrating 2.3-bit\/cell resistive RAM and resilience techniques","author":"wu","year":"2019","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2979606"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2879788"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1039\/C7NR02915B"},{"key":"ref6","first-page":"260t","article-title":"A 462GOPs\/J RRAM-based nonvolatile intelligent processor for energy harvesting IoE system featuring nonvolatile logics and processing-in-memory","author":"su","year":"2017","journal-title":"Proc Symp VLSI Technol"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547778"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10198497\/10061598.pdf?arnumber=10061598","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,21]],"date-time":"2023-08-21T18:18:14Z","timestamp":1692641894000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10061598\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8]]},"references-count":18,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2023.3253200","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,8]]}}}