{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T06:05:30Z","timestamp":1757311530059,"version":"3.37.3"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Center for Brain-Inspired Computing (C-BRIC), one of six centers in JUMP, funded by Semiconductor Research Corporation (SRC) and DARPA","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2023,8]]},"DOI":"10.1109\/tcsii.2023.3253659","type":"journal-article","created":{"date-parts":[[2023,3,7]],"date-time":"2023-03-07T19:27:15Z","timestamp":1678217235000},"page":"3089-3093","source":"Crossref","is-referenced-by-count":3,"title":["ADRA: Extending Digital Computing-In-Memory With Asymmetric Dual-Row-Activation"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6152-2377","authenticated-orcid":false,"given":"Akul","family":"Malhotra","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1506-1303","authenticated-orcid":false,"given":"Atanu K.","family":"Saha","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chunguang","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5609-9722","authenticated-orcid":false,"given":"Sumeet K.","family":"Gupta","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914328"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2021.3087745"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"396","DOI":"10.1145\/1278480.1278582","article-title":"characterizing process variation in nanometer cmos","author":"agarwal","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218640"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898050"},{"journal-title":"Predictive Technology Model","year":"2022","key":"ref20"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00068"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2018.8442136"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2967401"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3453688.3461743"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510622"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2019.2930284"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2019.2902094"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1063\/1.351910"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824948"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2926811"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2776954"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1009","DOI":"10.1109\/JSSC.2016.2515510","article-title":"A 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory","volume":"51","author":"jeloka","year":"2016","journal-title":"IEEE J Solid-State Circuits"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10198497\/10061595.pdf?arnumber=10061595","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,21]],"date-time":"2023-08-21T18:16:21Z","timestamp":1692641781000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10061595\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8]]},"references-count":24,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2023.3253659","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2023,8]]}}}