{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:26:22Z","timestamp":1774967182013,"version":"3.50.1"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100010418","name":"Institute for Information and Communications Technology Promotion","doi-asserted-by":"publisher","award":["2021001764"],"award-info":[{"award-number":["2021001764"]}],"id":[{"id":"10.13039\/501100010418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["2022M1A3B8076511"],"award-info":[{"award-number":["2022M1A3B8076511"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2023,9]]},"DOI":"10.1109\/tcsii.2023.3266489","type":"journal-article","created":{"date-parts":[[2023,4,12]],"date-time":"2023-04-12T17:37:06Z","timestamp":1681321026000},"page":"3619-3623","source":"Crossref","is-referenced-by-count":12,"title":["Low-Complexity Double-Node-Upset Resilient Latch Design Using Novel Stacked Cross-Coupled Elements"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1967-9602","authenticated-orcid":false,"given":"Young-Min","family":"Kang","sequence":"first","affiliation":[{"name":"Samsung Electronics, Yongin, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9752-1042","authenticated-orcid":false,"given":"Jung-Jin","family":"Park","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4580-0701","authenticated-orcid":false,"given":"Geon-Hak","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electronics Engineering, Kyung Hee University, Yongin, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8871-8695","authenticated-orcid":false,"given":"Ik-Joon","family":"Chang","sequence":"additional","affiliation":[{"name":"Department of Electronics Engineering, Kyung Hee University, Yongin, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9047-9515","authenticated-orcid":false,"given":"Jinsang","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electronics Engineering, Kyung Hee University, Yongin, South Korea"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2019.2939380"},{"key":"ref12","article-title":"Designs of two quadruple-node-upset self-recoverable latches for highly robust computing in harsh radiation environments","author":"yan","year":"2022","journal-title":"IEEE Trans Aerosp Electron Syst"},{"key":"ref15","first-page":"203","article-title":"LEAP: Layout design through error-aware transistor positioning for soft-error resilient sequential cell design","author":"kelin","year":"2010","journal-title":"Proc IEEE Int Rel Phys Symp"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2926498"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3013338"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2123918"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2509983"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2260357"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2014.16"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2449073"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488827"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2973676"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3233812"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2849028"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2655079"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-015-5551-3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.72"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2015.7282145"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10235305\/10100733.pdf?arnumber=10100733","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,18]],"date-time":"2023-09-18T18:18:15Z","timestamp":1695061095000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10100733\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9]]},"references-count":19,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2023.3266489","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,9]]}}}