{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,29]],"date-time":"2026-09-29T17:36:38Z","timestamp":1790703398011,"version":"4.1.0"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004895","name":"EC through the European Social Fund in the context of the Project \u201cICT Programme\u201d","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004895","id-type":"DOI","asserted-by":"publisher"}]},{"name":"European Union\u2019s H2020 Research and Innovation Programme","award":["952252 (SAFEST)"],"award-info":[{"award-number":["952252 (SAFEST)"]}]},{"name":"State Government of Styria, Austria\u2014Department Zukunftsfonds Steiermark"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2024,2]]},"DOI":"10.1109\/tcsii.2023.3273821","type":"journal-article","created":{"date-parts":[[2023,5,8]],"date-time":"2023-05-08T19:08:55Z","timestamp":1683572935000},"page":"847-851","source":"Crossref","is-referenced-by-count":20,"title":["High-Speed Design of Post Quantum Cryptography With Optimized Hashing and Multiplication"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1900-6387","authenticated-orcid":false,"given":"Malik","family":"Imran","sequence":"first","affiliation":[{"name":"Department of Computer Systems, Centre for Hardware Security, Tallinn University of Technology, Tallinn, Estonia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0934-2982","authenticated-orcid":false,"given":"Aikata","family":"Aikata","sequence":"additional","affiliation":[{"name":"Institute of Applied Information Processing and Communications, Graz University of Technology, Graz, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9805-5389","authenticated-orcid":false,"given":"Sujoy Sinha","family":"Roy","sequence":"additional","affiliation":[{"name":"Institute of Applied Information Processing and Communications, Graz University of Technology, Graz, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5294-0606","authenticated-orcid":false,"given":"Samuel","family":"Pagliarini","sequence":"additional","affiliation":[{"name":"Department of Computer Systems, Centre for Hardware Security, Tallinn University of Technology, Tallinn, Estonia"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Integrated cryptographic and compression accelerators on Intel architecture platforms","year":"2022"},{"key":"ref2","volume-title":"IBM CEX7S\/4769 PCIe cryptographic coprocessor (HSM)","year":"2022"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1137\/s0097539795293172"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-019-1666-5"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1126\/science.abg7812"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT52863.2021.9609917"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-97348-3_12"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3447812"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3219555"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i4.443-466"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3048395"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/cicc53496.2022.9772859"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731783"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3474376.3487278"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-023-00316-2"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i4.239-280"},{"key":"ref17","volume-title":"SABER: Mod-LWR based KEM (round 3 submission)","author":"Basso","year":"2022"},{"key":"ref18","volume-title":"SHA-3 Standard: Permutation-Based Hash and Extendable-Output Functions","year":"2022"},{"key":"ref19","volume-title":"Keccak in VHDL: High-speed core","year":"2022"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10423416\/10120972.pdf?arnumber=10120972","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T04:56:23Z","timestamp":1709268983000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10120972\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,2]]},"references-count":19,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2023.3273821","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,2]]}}}