{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T17:48:35Z","timestamp":1772300915235,"version":"3.50.1"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61874031"],"award-info":[{"award-number":["61874031"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2023,11]]},"DOI":"10.1109\/tcsii.2023.3283418","type":"journal-article","created":{"date-parts":[[2023,6,7]],"date-time":"2023-06-07T03:12:45Z","timestamp":1686107565000},"page":"4216-4220","source":"Crossref","is-referenced-by-count":11,"title":["An 8.8 TFLOPS\/W Floating-Point RRAM-Based Compute-in-Memory Macro Using Low Latency Triangle-Style Mantissa Multiplication"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4564-127X","authenticated-orcid":false,"given":"Xianwu","family":"Hu","sequence":"first","affiliation":[{"name":"State Key Laboratory of ASIC and System, the School of Microelectronics, Fudan University, Shanghai, China"}]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, the School of Microelectronics, Fudan University, Shanghai, China"}]},{"given":"Zizhao","family":"Ma","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, the School of Microelectronics, Fudan University, Shanghai, China"}]},{"given":"Gan","family":"Wen","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, the School of Microelectronics, Fudan University, Shanghai, China"}]},{"given":"Zeming","family":"Wang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, the School of Microelectronics, Fudan University, Shanghai, China"}]},{"given":"Zhichao","family":"Lu","sequence":"additional","affiliation":[{"name":"Reliance Memory Ltd., Hefei, China"}]},{"given":"Yunlong","family":"Liu","sequence":"additional","affiliation":[{"name":"Aerospace Information Research Institute, Chinese Academy of Sciences, Beijing, China"}]},{"given":"Yanlei","family":"Li","sequence":"additional","affiliation":[{"name":"Aerospace Information Research Institute, Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9098-7942","authenticated-orcid":false,"given":"Xingdong","family":"Liang","sequence":"additional","affiliation":[{"name":"Aerospace Information Research Institute, Chinese Academy of Sciences, Beijing, China"}]},{"given":"Xiaoyang","family":"Zeng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, the School of Microelectronics, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6541-2925","authenticated-orcid":false,"given":"Yufeng","family":"Xie","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, the School of Microelectronics, Fudan University, Shanghai, China"}]}],"member":"263","reference":[{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322237"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731715"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431524"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3138092"},{"key":"ref4","first-page":"388","article-title":"24.1 A 1Mb multibit ReRAM computing-in-memory macro with 14.6ns parallel MAC computing time for CNN based AI edge processors","author":"xue","year":"2019","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310400"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365769"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927095"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063078"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2902521"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365791"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731762"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10299398\/10144662.pdf?arnumber=10144662","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,20]],"date-time":"2023-11-20T19:47:11Z","timestamp":1700509631000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10144662\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11]]},"references-count":12,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2023.3283418","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,11]]}}}