{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,28]],"date-time":"2026-10-28T16:41:34Z","timestamp":1793205694547,"version":"4.5.0"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2019YFA0709600"],"award-info":[{"award-number":["2019YFA0709600"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2019YFA0709602"],"award-info":[{"award-number":["2019YFA0709602"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China (NSFC) Research Projects","doi-asserted-by":"publisher","award":["62090025"],"award-info":[{"award-number":["62090025"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China (NSFC) Research Projects","doi-asserted-by":"publisher","award":["62141407"],"award-info":[{"award-number":["62141407"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China (NSFC) Research Projects","doi-asserted-by":"publisher","award":["61974032"],"award-info":[{"award-number":["61974032"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China (NSFC) Research Projects","doi-asserted-by":"publisher","award":["61929102"],"award-info":[{"award-number":["61929102"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2023,12]]},"DOI":"10.1109\/tcsii.2023.3292389","type":"journal-article","created":{"date-parts":[[2023,7,6]],"date-time":"2023-07-06T17:30:49Z","timestamp":1688664649000},"page":"4389-4393","source":"Crossref","is-referenced-by-count":4,"title":["High-Level Topology Synthesis Method for \u0394-\u03a3 Modulators via Bi-Level Bayesian Optimization"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7721-6852","authenticated-orcid":false,"given":"Jialin","family":"Lu","sequence":"first","affiliation":[{"name":"State Key Lab of Integrated Chips and Systems and School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-3636-9624","authenticated-orcid":false,"given":"Yijie","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Lab of Integrated Chips and Systems and School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2164-8175","authenticated-orcid":false,"given":"Fan","family":"Yang","sequence":"additional","affiliation":[{"name":"State Key Lab of Integrated Chips and Systems and School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Li","family":"Shang","sequence":"additional","affiliation":[{"name":"State Key Lab of Integrated Chips and Systems and the School of Computer Science, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8097-4053","authenticated-orcid":false,"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[{"name":"State Key Lab of Integrated Chips and Systems and School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351706"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.814954"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2289408"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/a-sscc53895.2021.9634735"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643494"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.391115"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/92.386223"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896472"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.854633"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.885734"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.852479"},{"key":"ref12","volume-title":"\u0394-\u03a3 toolbox, MATLAB central file exchange","author":"Schreier","year":"2000"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527541"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586306"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2768826"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref17","first-page":"384","article-title":"Modeling \u03a3-\u0394 modulator non-idealities in SIMULINK(R)","volume-title":"Proc. IEEE Int. Symp. Circuits Syst.","author":"Brigati"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.535416"},{"key":"ref19","volume-title":"Understanding \u0394-\u03a3Data Converters","volume":"74","author":"Temes","year":"2005"},{"key":"ref20","volume-title":"Design of Analog CMOS Integrated Circuits","author":"Razavi","year":"2005"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2978384"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2010.02.001"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2018.2820900"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2925292"},{"key":"ref25","volume-title":"SDToolbox 2, MATLAB central file exchange","author":"Malcovati","year":"2023"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10349118\/10175068.pdf?arnumber=10175068","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T00:36:33Z","timestamp":1705019793000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10175068\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12]]},"references-count":25,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2023.3292389","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,12]]}}}