{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T17:54:18Z","timestamp":1777658058396,"version":"3.51.4"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2018YFB1802000"],"award-info":[{"award-number":["2018YFB1802000"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61804033"],"award-info":[{"award-number":["61804033"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61974046"],"award-info":[{"award-number":["61974046"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Science and Technology Development Fund, Macau, SAR","award":["145\/2019\/A3"],"award-info":[{"award-number":["145\/2019\/A3"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2024,3]]},"DOI":"10.1109\/tcsii.2023.3318372","type":"journal-article","created":{"date-parts":[[2023,9,22]],"date-time":"2023-09-22T18:11:42Z","timestamp":1695406302000},"page":"1052-1056","source":"Crossref","is-referenced-by-count":10,"title":["A 0.011%\/V LS and \u221276-dB PSRR Self-Biased CMOS Voltage Reference With Quasi Self-Cascode Current Mirror"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0938-2987","authenticated-orcid":false,"given":"Kai","family":"Yu","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology, Guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiyang","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Information Engineering, Guangdong University of Technology, Guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5535-4506","authenticated-orcid":false,"given":"Sizhen","family":"Li","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology, Guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0497-194X","authenticated-orcid":false,"given":"Mo","family":"Huang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, Faculty of Science and Technology, Institute of Microelectronics, University of Macau, Macau, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2252523"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062942"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062945"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.899077"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021922"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530096"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2754644"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2654441"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2728700"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2576643"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3188451"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2206683"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2859341"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2794512"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2927240"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2920693"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2021.3058716"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2946680"},{"key":"ref19","volume-title":"Design of Analog CMOS Integrated Circuits","author":"Razavi","year":"2001"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10460332\/10261186.pdf?arnumber=10261186","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,8]],"date-time":"2024-03-08T19:08:19Z","timestamp":1709924899000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10261186\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3]]},"references-count":19,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2023.3318372","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,3]]}}}