{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:13:51Z","timestamp":1767183231692,"version":"3.37.3"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62176206"],"award-info":[{"award-number":["62176206"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2024,4]]},"DOI":"10.1109\/tcsii.2023.3339566","type":"journal-article","created":{"date-parts":[[2023,12,5]],"date-time":"2023-12-05T18:32:43Z","timestamp":1701801163000},"page":"2344-2348","source":"Crossref","is-referenced-by-count":5,"title":["A High-Throughput and Scalable Schoolbook Polynomial Multiplier for Accelerating Saber on FPGA Using a Novel Winograd-Based Architecture"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-0132-3319","authenticated-orcid":false,"given":"Jianfei","family":"Wang","sequence":"first","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8221-7670","authenticated-orcid":false,"given":"Chen","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, China"}]},{"given":"Fahong","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, China"}]},{"given":"Jia","family":"Hou","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, China"}]},{"given":"Yishuo","family":"Meng","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, China"}]},{"given":"Siwei","family":"Xiang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3619-7936","authenticated-orcid":false,"given":"Yang","family":"Su","sequence":"additional","affiliation":[{"name":"School of Cryptography Engineering, Engineering University of People’s Armed Police, Xi’an, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-89339-6_16"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-29011-4_42"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.243-266"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i2.159-188"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i4.239-280"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i1.414-460"},{"article-title":"SABER and dilithium on the same polynomial multiplier","year":"2021","author":"Basso","key":"ref7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2022.3215064"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3048395"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218727"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2922999"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2980387"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i4.443-466"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586219"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3188943"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3264803"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611970364"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2022.3144101"},{"volume-title":"UltraScale Architecture Configurable Logic Block: User Guide (UG574), v1.5","year":"2017","key":"ref19"},{"volume-title":"UltraScale Architecture DSP Slice: User Guide (UG579), v1.11","year":"2021","key":"ref20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2022.3222954"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10480869\/10342803.pdf?arnumber=10342803","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,28]],"date-time":"2024-03-28T20:40:01Z","timestamp":1711658401000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10342803\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4]]},"references-count":21,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2023.3339566","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2024,4]]}}}