{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T05:19:50Z","timestamp":1782969590715,"version":"3.54.5"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100000780","name":"European Union","doi-asserted-by":"crossref","award":["101070634"],"award-info":[{"award-number":["101070634"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Swiss State Secretariat for Education, Research and Innovation","award":["SBFI 22.00202"],"award-info":[{"award-number":["SBFI 22.00202"]}]},{"name":"Swiss State Secretariat for Education, Research and Innovation","award":["23.00205"],"award-info":[{"award-number":["23.00205"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2024,3]]},"DOI":"10.1109\/tcsii.2023.3340112","type":"journal-article","created":{"date-parts":[[2023,12,6]],"date-time":"2023-12-06T19:26:10Z","timestamp":1701890770000},"page":"1650-1655","source":"Crossref","is-referenced-by-count":8,"title":["Designing Circuits for AiMC Based on Non-Volatile Memories: A Tutorial Brief on Trade-Off and Strategies for ADCs and DACs Co-Design"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-6994-4503","authenticated-orcid":false,"given":"R.","family":"Vignali","sequence":"first","affiliation":[{"name":"Facolta di Ingegneria, Universita degli Studi di Pavia, Pavia, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"R.","family":"Zurla","sequence":"additional","affiliation":[{"name":"Smartpower TR&D, STMicroelectronics SRL, Agrate Brianza, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4988-9982","authenticated-orcid":false,"given":"M.","family":"Pasotti","sequence":"additional","affiliation":[{"name":"Smartpower TR&D, STMicroelectronics SRL, Agrate Brianza, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"P. L.","family":"Rolandi","sequence":"additional","affiliation":[{"name":"Smartpower TR&D, STMicroelectronics SRL, Agrate Brianza, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Singh","sequence":"additional","affiliation":[{"name":"Hybrid Cloud Research, IBM Research Europe (Zurich), Zürich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1600-6151","authenticated-orcid":false,"given":"M. Le","family":"Gallo","sequence":"additional","affiliation":[{"name":"Hybrid Cloud Research, IBM Research Europe (Zurich), Zürich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5603-5243","authenticated-orcid":false,"given":"A.","family":"Sebastian","sequence":"additional","affiliation":[{"name":"Hybrid Cloud Research, IBM Research Europe (Zurich), Zürich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4651-0677","authenticated-orcid":false,"given":"T.","family":"Jang","sequence":"additional","affiliation":[{"name":"Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0952-3839","authenticated-orcid":false,"given":"A.","family":"Antolini","sequence":"additional","affiliation":[{"name":"Department of Electrical, Electronic, Information Engineering “Guglielmo Marconi,”, “Ercole De Castro” Research Centre on Electronic Systems for Information and Communication Technologies, University of Bologna, Bologna, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6994-2088","authenticated-orcid":false,"given":"E. Franchi","family":"Scarselli","sequence":"additional","affiliation":[{"name":"Department of Electrical, Electronic, Information Engineering “Guglielmo Marconi,”, “Ercole De Castro” Research Centre on Electronic Systems for Information and Communication Technologies, University of Bologna, Bologna, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1862-2409","authenticated-orcid":false,"given":"A.","family":"Cabrini","sequence":"additional","affiliation":[{"name":"Facolta di Ingegneria, Universita degli Studi di Pavia, Pavia, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067260"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067527"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067422"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067352"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365932"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731715"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067610"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731670"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3140414"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3115993"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365769"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365926"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC55480.2022.9911447"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2023.3241750"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937569"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2009.11"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/ab7794"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2022.3214409"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1088\/2634-4386\/ac4fb7"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00286"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-1942-4"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"ref25","volume-title":"ADC performance survey 1997\u20132023","author":"Murmann","year":"2023"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3036454"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS57966.2023.10168647"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10460332\/10345697.pdf?arnumber=10345697","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,8]],"date-time":"2024-03-08T01:56:11Z","timestamp":1709862971000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10345697\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3]]},"references-count":27,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2023.3340112","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,3]]}}}