{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T13:38:18Z","timestamp":1774964298385,"version":"3.50.1"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004543","name":"China Scholarship Council, ETH Zurich Research Partnership Grant","doi-asserted-by":"publisher","award":["RPG 072021_03"],"award-info":[{"award-number":["RPG 072021_03"]}],"id":[{"id":"10.13039\/501100004543","id-type":"DOI","asserted-by":"publisher"}]},{"name":"EU ECSEL ANDANTE","award":["876925"],"award-info":[{"award-number":["876925"]}]},{"name":"SNSF Starting Grant","award":["UNITE TMSGI2-211461"],"award-info":[{"award-number":["UNITE TMSGI2-211461"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2024,3]]},"DOI":"10.1109\/tcsii.2023.3343292","type":"journal-article","created":{"date-parts":[[2023,12,14]],"date-time":"2023-12-14T20:05:33Z","timestamp":1702584333000},"page":"1576-1580","source":"Crossref","is-referenced-by-count":7,"title":["Scaling Limits of Memristor-Based Routers for Asynchronous Neuromorphic Systems"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-9851-0903","authenticated-orcid":false,"given":"Junren","family":"Chen","sequence":"first","affiliation":[{"name":"Institute of Neuroinformatics, University of Zurich and ETH Zurich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siyao","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8359-7997","authenticated-orcid":false,"given":"Huaqiang","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7109-1689","authenticated-orcid":false,"given":"Giacomo","family":"Indiveri","sequence":"additional","affiliation":[{"name":"Institute of Neuroinformatics, University of Zurich and ETH Zurich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5400-067X","authenticated-orcid":false,"given":"Melika","family":"Payvand","sequence":"additional","affiliation":[{"name":"Institute of Neuroinformatics, University of Zurich and ETH Zurich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/24\/38\/384010"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms15199"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1021\/nl901874j"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177067"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116478"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-023-44365-x"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/82.842110"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/mc.2003.1250885"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS202256217.2022.9970901"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2975314"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019426"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2422094.2422103"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2017.2759700"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10460332\/10360219.pdf?arnumber=10360219","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,30]],"date-time":"2024-12-30T19:49:39Z","timestamp":1735588179000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10360219\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3]]},"references-count":13,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2023.3343292","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,3]]}}}