{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T16:03:10Z","timestamp":1758124990979,"version":"3.37.3"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"Important Project of the National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62090012"],"award-info":[{"award-number":["62090012"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2024,5]]},"DOI":"10.1109\/tcsii.2023.3344221","type":"journal-article","created":{"date-parts":[[2023,12,19]],"date-time":"2023-12-19T19:57:10Z","timestamp":1703015830000},"page":"2644-2648","source":"Crossref","is-referenced-by-count":2,"title":["A Low Valid Throughput Loss LDPC Codec Architecture With Variable Code Rate"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9629-9788","authenticated-orcid":false,"given":"Jiaming","family":"Liu","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7892-5973","authenticated-orcid":false,"given":"Zhijian","family":"Hao","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lingxiu","family":"Zhao","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Southwest Jiaotong University, Chengdu, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-3960-6438","authenticated-orcid":false,"given":"Jiazheng","family":"Lian","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8742-687X","authenticated-orcid":false,"given":"Jun","family":"Tao","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2523-8261","authenticated-orcid":false,"given":"Yibo","family":"Fan","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4139-2015","authenticated-orcid":false,"given":"Quanyuan","family":"Feng","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Southwest Jiaotong University, Chengdu, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2012.081012.110010"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2009.091026"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/asicon47005.2019.8983513"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3071804"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3034046"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378514"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2089551"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2975050"},{"volume-title":"LCE01C CCSDS (8160, 7136) LDPC encoder, 1st ed","year":"2013","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/mwscas.2009.5236155"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.904641"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3054334"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351713"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2055250"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2403032"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10537170\/10365522.pdf?arnumber=10365522","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,3]],"date-time":"2024-06-03T17:52:29Z","timestamp":1717437149000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10365522\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5]]},"references-count":15,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2023.3344221","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2024,5]]}}}