{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T08:54:52Z","timestamp":1767084892806,"version":"3.37.3"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Chung-Ang University Research Scholarship Grants in 2023"},{"name":"Institute of Information Communications Technology Planning and Evaluation"},{"DOI":"10.13039\/501100003621","name":"Korea Government","doi-asserted-by":"publisher","award":["2020-0-01294"],"award-info":[{"award-number":["2020-0-01294"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2024,6]]},"DOI":"10.1109\/tcsii.2024.3354283","type":"journal-article","created":{"date-parts":[[2024,1,16]],"date-time":"2024-01-16T18:29:53Z","timestamp":1705429793000},"page":"2941-2945","source":"Crossref","is-referenced-by-count":3,"title":["A Reconfigurable Step-Down Switched-Capacitor Power Converter Using Optimized Partial Series-Parallel (OPSP) Topology"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0520-9084","authenticated-orcid":false,"given":"Chunghee","family":"Jang","sequence":"first","affiliation":[{"name":"Department of Intelligent Semiconductor Engineering, Chung-Ang University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-1817-1161","authenticated-orcid":false,"given":"Dong-Hyun","family":"Shin","sequence":"additional","affiliation":[{"name":"Department of Intelligent Semiconductor Engineering, Chung-Ang University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-1316-4112","authenticated-orcid":false,"given":"Young-Kyu","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Intelligent Semiconductor Engineering, Chung-Ang University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1779-1799","authenticated-orcid":false,"given":"Tony Tae-Hyoung","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Nanyang Technological University, Jurong West, Singapore"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-1191-0815","authenticated-orcid":false,"given":"Sukho","family":"Lee","sequence":"additional","affiliation":[{"name":"AI SoC Research Division, Electronics and Telecommunications Research Institute, Daejeon, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0046-3211","authenticated-orcid":false,"given":"Kwang-Hyun","family":"Baek","sequence":"additional","affiliation":[{"name":"Department of Intelligent Semiconductor Engineering, Chung-Ang University, Seoul, South Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2602875"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2159054"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2861082"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3008972"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3201274"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3290120"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2608349"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487775"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2022.3189984"},{"article-title":"Design techniques for fully integrated switched-capacitor voltage regulators","year":"2015","author":"Le","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2416315"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.21236\/ADA538398"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2144350"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2728606"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2012.2230339"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2733539"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10561573\/10400880.pdf?arnumber=10400880","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,30]],"date-time":"2024-12-30T19:48:35Z","timestamp":1735588115000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10400880\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6]]},"references-count":16,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2024.3354283","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2024,6]]}}}