{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,30]],"date-time":"2026-07-30T14:19:27Z","timestamp":1785421167511,"version":"3.56.0"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003052","name":"Ministry of Trade, Industry and Energy","doi-asserted-by":"publisher","award":["20019363"],"award-info":[{"award-number":["20019363"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Korea Semiconductor Research Consortium (KSRC) Support Program for the Development of the Future Semiconductor Device"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2024,7]]},"DOI":"10.1109\/tcsii.2024.3364057","type":"journal-article","created":{"date-parts":[[2024,2,8]],"date-time":"2024-02-08T19:06:31Z","timestamp":1707419191000},"page":"3358-3362","source":"Crossref","is-referenced-by-count":11,"title":["A New ISA for High-Speed and Area-Efficient ALPG"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-0102-3695","authenticated-orcid":false,"given":"Juyong","family":"Lee","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer Systems and Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6868-0829","authenticated-orcid":false,"given":"Hayoung","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer Systems and Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sooryeong","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer Systems and Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7093-2095","authenticated-orcid":false,"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer Systems and Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1977.1674761"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675739"},{"key":"ref3","first-page":"236","article-title":"Simple and efficient algorithms for functional RAM testing","volume-title":"Proc. IEEE Int. Test Conf.","author":"Marinescu"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/54.199799"},{"key":"ref5","first-page":"27","article-title":"Analysis of a deceptive destructive read memory fault model and recommended testing","volume-title":"Proc. IEEE North Atlantic Test Workshop","author":"Adams"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011170"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1989.82340"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557125"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2008.4815649"},{"key":"ref10","volume-title":"High speed pattern generating method and high speed pattern generator using the method","author":"Fujisaki","year":"1999"},{"key":"ref11","volume-title":"Algorithm pattern generator for testing a memory device and memory tester using the same","author":"Kang","year":"2007"},{"key":"ref12","volume-title":"Test apparatus and electronic device for generating test signal to a device under test","author":"Yamada","year":"2010"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICEMI59194.2023.10270649"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10581876\/10426799.pdf?arnumber=10426799","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,18]],"date-time":"2024-07-18T17:45:13Z","timestamp":1721324713000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10426799\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7]]},"references-count":13,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2024.3364057","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,7]]}}}