{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T16:36:13Z","timestamp":1772555773562,"version":"3.50.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Key-Area Research and Development Program of Guangdong Province","award":["2021B1101270005"],"award-info":[{"award-number":["2021B1101270005"]}]},{"name":"Key-Area Research and Development Program of Guangdong Province","award":["2021B0101410004"],"award-info":[{"award-number":["2021B0101410004"]}]},{"name":"National Key Research and Development Program of China","award":["2017YFA0206200"],"award-info":[{"award-number":["2017YFA0206200"]}]},{"name":"National Key Research and Development Program of China","award":["2018YFB2202601"],"award-info":[{"award-number":["2018YFB2202601"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61834005"],"award-info":[{"award-number":["61834005"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61902443"],"award-info":[{"award-number":["61902443"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100021171","name":"Basic and Applied Basic Research Foundation of Guangdong Province","doi-asserted-by":"publisher","award":["2022A1515011708"],"award-info":[{"award-number":["2022A1515011708"]}],"id":[{"id":"10.13039\/501100021171","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Zhuhai Industry-Academic Collaboration Program","award":["ZH22017001200097PWC"],"award-info":[{"award-number":["ZH22017001200097PWC"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2024,7]]},"DOI":"10.1109\/tcsii.2024.3366169","type":"journal-article","created":{"date-parts":[[2024,2,14]],"date-time":"2024-02-14T19:11:10Z","timestamp":1707937870000},"page":"3538-3542","source":"Crossref","is-referenced-by-count":15,"title":["Low-Power, High-Speed, and Area-Efficient Multiplier Based on the PTL Logic Style"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-7780-7234","authenticated-orcid":false,"given":"Wanyuan","family":"Pan","sequence":"first","affiliation":[{"name":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-4317-4644","authenticated-orcid":false,"given":"Yihe","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"}]},{"given":"Chengcheng","family":"Tang","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"}]},{"given":"Ningyuan","family":"Yin","sequence":"additional","affiliation":[{"name":"Guangdong Provincial Key Laboratory of Optoelectronic Information Processing Chips and Systems, School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8802-0457","authenticated-orcid":false,"given":"Zhiyi","family":"Yu","sequence":"additional","affiliation":[{"name":"Guangdong Provincial Key Laboratory of Optoelectronic Information Processing Chips and Systems, School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887807"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVDAT.2015.7208143"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICIAS.2007.4658609"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1996.594049"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1093\/qjmam\/4.2.236"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1961.287779"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112267"},{"issue":"5","key":"ref10","first-page":"349","article-title":"Some schemes for parallel multipliers","volume":"34","author":"Dadda","year":"1965","journal-title":"Alta Frequenza"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223648"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.51"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2019334"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365766"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731659"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.641687"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3009239"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2820999"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.303715"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/82.842117"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.3390\/electronics12153209"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-019-01044-x"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1016\/j.vlsi.2017.02.002","article-title":"Scaling equations for the accurate prediction of CMOS device performance from 180nm to 7nm","volume":"58","author":"Stillmaker","year":"2017","journal-title":"Integration"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10581876\/10436552.pdf?arnumber=10436552","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,4]],"date-time":"2024-07-04T04:04:51Z","timestamp":1720065891000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10436552\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7]]},"references-count":23,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2024.3366169","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,7]]}}}