{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T09:05:40Z","timestamp":1765357540061,"version":"3.37.3"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T00:00:00Z","timestamp":1722470400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100004837","name":"Ministerio de Ciencia e Innovaci?n","doi-asserted-by":"publisher","award":["PID2021-123041OB-I00"],"award-info":[{"award-number":["PID2021-123041OB-I00"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2024,8]]},"DOI":"10.1109\/tcsii.2024.3369103","type":"journal-article","created":{"date-parts":[[2024,2,23]],"date-time":"2024-02-23T19:21:54Z","timestamp":1708716114000},"page":"3915-3919","source":"Crossref","is-referenced-by-count":3,"title":["Efficient Low-Latency Multiplication Architecture for NIST Trinomials With RISC-V Integration"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4220-4111","authenticated-orcid":false,"given":"Jos\u00e9 L.","family":"Ima\u00f1a","sequence":"first","affiliation":[{"name":"Department of Computer Architecture and Automation, Complutense University, Madrid, Spain"}]},{"given":"Luis","family":"Pi\u00f1uel","sequence":"additional","affiliation":[{"name":"Department of Computer Architecture and Automation, Complutense University, Madrid, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9752-6073","authenticated-orcid":false,"given":"Yao-Ming","family":"Kuo","sequence":"additional","affiliation":[{"name":"Digital Design Engineering, Monolithic Power Systems, Barcelona, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8275-1745","authenticated-orcid":false,"given":"Oscar","family":"Ruano","sequence":"additional","affiliation":[{"name":"Department of Computer Architecture and Automation, Complutense University, Madrid, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6719-9681","authenticated-orcid":false,"given":"Francisco","family":"Garc\u00eda-Herrero","sequence":"additional","affiliation":[{"name":"Department of Computer Architecture and Automation, Complutense University, Madrid, Spain"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2046196"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1201\/9781420071474"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/S1353-4858(10)70006-4"},{"volume-title":"Classic MeEliece, NIST PQC round 4 submission","year":"2023","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/11496137_12"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/12.859542"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.47"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2778730"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2020.2980259"},{"volume-title":"Recommendations for discrete logarithm-based cryptography: Elliptic curve domain parameters","year":"2023","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1017695"},{"volume-title":"Hardware Implementation of Finite-Field Arithmetic","year":"2009","author":"Deschamps","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/12.769434"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2957886"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2359113"},{"volume-title":"SEC 2: Recommended Elliptic Curve Domain Parameters: Standards for Efficient Cryptography Group Version 1.0","year":"2000","key":"ref16"},{"volume-title":"Design of the RISC-V Instruction Set Architecture","year":"2016","author":"Waterman","key":"ref17"},{"volume-title":"VeeR EL2 RISC-V core","year":"2023","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3174587"},{"volume-title":"RISC-V GF ISA extension for trinomials","year":"2023","key":"ref20"},{"volume-title":"RISC-V cryptography extensions volume II","year":"2023","key":"ref21"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6272184"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2264694"},{"issue":"2","key":"ref24","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1049\/iet-ifs.2012.0227","article-title":"Low space-complexity digit-serial dual basis systolic multiplier over Galois field GF(2m) using Hankel matrix and Karatsuba algorithm","volume":"7","author":"Hua","year":"2013","journal-title":"IET Inf. Secur."},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e91-a.7.1763"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1999.803685"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2291075"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10617442\/10444058.pdf?arnumber=10444058","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,2]],"date-time":"2024-08-02T04:32:38Z","timestamp":1722573158000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10444058\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8]]},"references-count":27,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2024.3369103","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2024,8]]}}}