{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:46:39Z","timestamp":1764175599839,"version":"3.37.3"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T00:00:00Z","timestamp":1722470400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T00:00:00Z","timestamp":1722470400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T00:00:00Z","timestamp":1722470400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation","doi-asserted-by":"publisher","award":["92373206"],"award-info":[{"award-number":["92373206"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100010877","name":"Shenzhen Science and Technology Innovation Committee","doi-asserted-by":"publisher","award":["JCYJ20220818100814033","KQTD 20200820113105004"],"award-info":[{"award-number":["JCYJ20220818100814033","KQTD 20200820113105004"]}],"id":[{"id":"10.13039\/501100010877","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2024,8]]},"DOI":"10.1109\/tcsii.2024.3375637","type":"journal-article","created":{"date-parts":[[2024,3,11]],"date-time":"2024-03-11T18:26:17Z","timestamp":1710181577000},"page":"3935-3939","source":"Crossref","is-referenced-by-count":3,"title":["An in-Array Build-In Self-Test Scheme for Embedded SRAM Array"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7676-7596","authenticated-orcid":false,"given":"Feng","family":"Wei","sequence":"first","affiliation":[{"name":"Key Laboratory of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3382-3703","authenticated-orcid":false,"given":"Xiaole","family":"Cui","sequence":"additional","affiliation":[{"name":"Key Laboratory of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-9539-1427","authenticated-orcid":false,"given":"Sunrui","family":"Zhang","sequence":"additional","affiliation":[{"name":"Key Laboratory of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2019.2895236"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2021.3091973"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2022.3228765"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2020.3029203"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2007.903794"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3229281"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/b978-0-12-370597-6.x5000-8"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2015.2513369"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/access.2021.3059171"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2515510"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776309"},{"key":"ref15","first-page":"1141","volume-title":"Testing Semiconductor Memories: Theory and Practice","author":"van de Goor","year":"1991"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2617160"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844111"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3092421"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10617442\/10466359.pdf?arnumber=10466359","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,2]],"date-time":"2024-08-02T04:32:57Z","timestamp":1722573177000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10466359\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8]]},"references-count":18,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2024.3375637","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2024,8]]}}}