{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:30:17Z","timestamp":1781886617679,"version":"3.54.5"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T00:00:00Z","timestamp":1714521600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62090043"],"award-info":[{"award-number":["62090043"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"University of Macau Research","award":["MYRG2020-00178-IME"],"award-info":[{"award-number":["MYRG2020-00178-IME"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2024,5]]},"DOI":"10.1109\/tcsii.2024.3377356","type":"journal-article","created":{"date-parts":[[2024,3,14]],"date-time":"2024-03-14T18:22:54Z","timestamp":1710440574000},"page":"2554-2558","source":"Crossref","is-referenced-by-count":9,"title":["A 119.64 GOPs\/W FPGA-Based ResNet50 Mixed-Precision Accelerator Using the Dynamic DSP Packing"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-8228-622X","authenticated-orcid":false,"given":"Yaozhong","family":"Ou","sequence":"first","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9079-5227","authenticated-orcid":false,"given":"Wei-Han","family":"Yu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7574-4755","authenticated-orcid":false,"given":"Ka-Fai","family":"Un","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7635-1101","authenticated-orcid":false,"given":"Chi-Hang","family":"Chan","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9610-0641","authenticated-orcid":false,"given":"Yan","family":"Zhu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-020-76550-z"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/jbhi.2023.3280823"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-16446-0_5"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/tnnls.2021.3084827"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/cvpr52688.2022.01663"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/cvpr46437.2021.01161"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-58580-8_38"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10202470"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3490422.3502364"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/a-sscc53895.2021.9634838"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/fpl57034.2022.00035"},{"key":"ref12","article-title":"PACT: Parameterized clipping activation for quantized neural networks","author":"Choi","year":"2018","journal-title":"arXiv:1805.06085"},{"key":"ref13","article-title":"DoReFa-Net: Training low bitwidth convolutional neural networks with low bitwidth gradients","author":"Zhou","year":"2018","journal-title":"arXiv:1606.06160"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/cvpr.2018.00474"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2020.3002779"},{"key":"ref16","first-page":"1","article-title":"BSQ: Exploring bit-level sparsity for mixed-precision neural network quantization","volume-title":"Proc. Int. Conf. Learn. Represent.","author":"Yang"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2022.3180553"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10537170\/10472602.pdf?arnumber=10472602","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,24]],"date-time":"2024-05-24T04:47:14Z","timestamp":1716526034000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10472602\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5]]},"references-count":17,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2024.3377356","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,5]]}}}