{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T17:56:40Z","timestamp":1772906200453,"version":"3.50.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T00:00:00Z","timestamp":1727740800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T00:00:00Z","timestamp":1727740800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T00:00:00Z","timestamp":1727740800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2024,10]]},"DOI":"10.1109\/tcsii.2024.3393986","type":"journal-article","created":{"date-parts":[[2024,4,26]],"date-time":"2024-04-26T18:08:50Z","timestamp":1714154930000},"page":"4486-4490","source":"Crossref","is-referenced-by-count":3,"title":["LCDSE: Enable Efficient Design Space Exploration for DCNN Accelerator Based on Layer Clustering"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4697-8867","authenticated-orcid":false,"given":"Kaijie","family":"Feng","sequence":"first","affiliation":[{"name":"School of Computer Science, Northwestern Polytechnical University, Xi’an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6190-8077","authenticated-orcid":false,"given":"Xiaoya","family":"Fan","sequence":"additional","affiliation":[{"name":"School of Computer Science, Northwestern Polytechnical University, Xi’an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianfeng","family":"An","sequence":"additional","affiliation":[{"name":"School of Computer Science, Northwestern Polytechnical University, Xi’an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00058"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00050"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774568"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378508"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3358198"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586250"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3207320"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2022.3209401"},{"key":"ref11","first-page":"1","article-title":"GAMMA: Automating the HW mapping of DNN models on accelerators via genetic algorithm","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Design (ICCAD)","author":"Kao"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009208"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/iccad51958.2021.9643455"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.gvc.2021.200024"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3545177"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358252"},{"key":"ref17","volume-title":"Nvidia Deep Learning Accelerator","year":"2017"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465777"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173176"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC55918.2022.00017"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10695751\/10509591.pdf?arnumber=10509591","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,27]],"date-time":"2024-09-27T04:34:39Z","timestamp":1727411679000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10509591\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10]]},"references-count":21,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2024.3393986","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,10]]}}}