{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T19:58:42Z","timestamp":1740167922537,"version":"3.37.3"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T00:00:00Z","timestamp":1727740800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T00:00:00Z","timestamp":1727740800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,1]],"date-time":"2024-10-01T00:00:00Z","timestamp":1727740800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Research Foundation - Flanders","award":["1S85222N"],"award-info":[{"award-number":["1S85222N"]}]},{"name":"H2020 Int5Gent Project","award":["957403"],"award-info":[{"award-number":["957403"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2024,10]]},"DOI":"10.1109\/tcsii.2024.3401466","type":"journal-article","created":{"date-parts":[[2024,5,15]],"date-time":"2024-05-15T17:46:39Z","timestamp":1715795199000},"page":"4442-4446","source":"Crossref","is-referenced-by-count":0,"title":["A Multi-GHz Inverter-Based ASDM With Distortion Cancellation"],"prefix":"10.1109","volume":"71","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3717-8107","authenticated-orcid":false,"given":"Caro","family":"Meysmans","sequence":"first","affiliation":[{"name":"Department of Information Technology, Ghent University-imec, Gent, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4299-0068","authenticated-orcid":false,"given":"Achim","family":"Vandierendonck","sequence":"additional","affiliation":[{"name":"Department of Information Technology, Ghent University-imec, Gent, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3731-9731","authenticated-orcid":false,"given":"Pieter","family":"Rombouts","sequence":"additional","affiliation":[{"name":"Department of Electronics and Information Systems, Ghent University, Gent, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1817-5370","authenticated-orcid":false,"given":"Guy","family":"Torfs","sequence":"additional","affiliation":[{"name":"Department of Information Technology, Ghent University-imec, Gent, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.127337"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864147"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.2697"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/el.2011.0061"},{"key":"ref5","first-page":"270","article-title":"A 71dB SFDR open loop VCO-based ADC using 2-level PWM modulation","volume-title":"Proc. Symp. VLSI Circuits-Dig. Tech. Papers","author":"Rao"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.844232"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2043169"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2741343"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865069"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2021.3057609"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2268352"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/asscc.2007.4425726"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.0235"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346513"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2330698"},{"volume-title":"Understanding Delta-Sigma Data Converters","year":"2017","author":"Pavan","key":"ref16"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/10695751\/10531049.pdf?arnumber=10531049","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,27]],"date-time":"2024-09-27T04:35:31Z","timestamp":1727411731000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10531049\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10]]},"references-count":16,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2024.3401466","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2024,10]]}}}