{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T19:14:15Z","timestamp":1764184455319,"version":"3.46.0"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62176206"],"award-info":[{"award-number":["62176206"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2023YFB4403500"],"award-info":[{"award-number":["2023YFB4403500"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Ant Group through CCF-Ant Research Fund","award":["CCF-AFSG RF20230305"],"award-info":[{"award-number":["CCF-AFSG RF20230305"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1109\/tcsii.2024.3457494","type":"journal-article","created":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T15:33:51Z","timestamp":1725982431000},"page":"248-252","source":"Crossref","is-referenced-by-count":1,"title":["An Efficient and Parallelism-Scalable Large Integer Multiplier Architecture Using Least-Positive Form and Winograd Fast Algorithm"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-0132-3319","authenticated-orcid":false,"given":"Jianfei","family":"Wang","sequence":"first","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China"}]},{"given":"Jia","family":"Hou","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China"}]},{"given":"Fahong","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China"}]},{"given":"Yishuo","family":"Meng","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3619-7936","authenticated-orcid":false,"given":"Yang","family":"Su","sequence":"additional","affiliation":[{"name":"School of Cryptography Engineering, Engineering University of People’s Armed Police, Xi’an, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8221-7670","authenticated-orcid":false,"given":"Chen","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/359340.359342"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-39799-X_31"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.6028\/NIST.SP.800-57pt1r4"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2003.1207657"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1277548.1277552"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2017.8126467"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2886962"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3282646"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1147\/sj.294.0526"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2677426"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM53951.2022.9786123"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2417553"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2932328"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611970364"},{"volume-title":"7 Series FPGAs Configurable Logic Block User Guide, V1.8. (UG474)","year":"2016","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3584919"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3341147"},{"volume-title":"UltraScale Architecture Configurable Logic Block User Guide (UG574), V1.5","year":"2017","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2022.3144101"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8920\/10814916\/10673984.pdf?arnumber=10673984","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T19:07:20Z","timestamp":1764184040000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10673984\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":19,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2024.3457494","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2025,1]]}}}