{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T17:09:59Z","timestamp":1774631399897,"version":"3.50.1"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1109\/tcsii.2024.3468317","type":"journal-article","created":{"date-parts":[[2024,9,26]],"date-time":"2024-09-26T17:51:38Z","timestamp":1727373098000},"page":"268-272","source":"Crossref","is-referenced-by-count":2,"title":["Dora: A Low-Latency Partial Reconfiguration Controller for Reconfigurable System"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-6920-8443","authenticated-orcid":false,"given":"Guosheng","family":"Zhang","sequence":"first","affiliation":[{"name":"College of Software Engineering, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lisong","family":"Shao","sequence":"additional","affiliation":[{"name":"High-Performance R&D Department, Phytium Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hanqian","family":"Wu","sequence":"additional","affiliation":[{"name":"College of Software Engineering, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaotian","family":"Gu","sequence":"additional","affiliation":[{"name":"School of Electronic Science & Engineering, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinyi","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s40031-020-00508-y"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.dcan.2023.01.016"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3143762"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3348765"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3193827"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2024.3364534"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3167449"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3328717"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/PRIME58259.2023.10161859"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3585521"},{"key":"ref11","volume-title":"AXI HWICAP V3.0: LogiCORE IP Product Guide","year":"2020"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TTE.2022.3161090"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126623500470"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2953700"},{"key":"ref15","volume-title":"Dora","year":"2024"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068722"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TWC.2023.3264752"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1063\/5.0195148"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2921"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412113"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3071607"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10182088"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2020.103088"},{"key":"ref24","volume-title":"AXI HBICAP V1. 0: LogiCORE IP Product Guide","year":"2019"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8920\/10814916\/10695778.pdf?arnumber=10695778","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,25]],"date-time":"2024-12-25T06:20:18Z","timestamp":1735107618000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10695778\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1]]},"references-count":24,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2024.3468317","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1]]}}}