{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T02:54:44Z","timestamp":1769914484920,"version":"3.49.0"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003009","name":"Science and Technology Development Fund, Macau, SAR,","doi-asserted-by":"publisher","award":["0045\/2020\/AMJ"],"award-info":[{"award-number":["0045\/2020\/AMJ"]}],"id":[{"id":"10.13039\/501100003009","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003009","name":"Science and Technology Development Fund, Macau, SAR,","doi-asserted-by":"publisher","award":["004\/2023\/SKL"],"award-info":[{"award-number":["004\/2023\/SKL"]}],"id":[{"id":"10.13039\/501100003009","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100014862","name":"University of Macau Research Fund","doi-asserted-by":"publisher","award":["MYRG-GRG2024-00298-IME"],"award-info":[{"award-number":["MYRG-GRG2024-00298-IME"]}],"id":[{"id":"10.13039\/100014862","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2025,3]]},"DOI":"10.1109\/tcsii.2025.3526921","type":"journal-article","created":{"date-parts":[[2025,1,8]],"date-time":"2025-01-08T15:46:40Z","timestamp":1736351200000},"page":"439-443","source":"Crossref","is-referenced-by-count":1,"title":["Analysis and Design of a Type-II Reference-Sampling PLL Using Gain-Boosting Phase Detector With Sampling Capacitor Reduction"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1672-5412","authenticated-orcid":false,"given":"Tailong","family":"Xu","sequence":"first","affiliation":[{"name":"Department of Electronic Information Engineering, School of Advanced Manufacturing Engineering, Hefei University, Hefei, Anhui, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-3833-4564","authenticated-orcid":false,"given":"Haoran","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI and IME\/ECE-FST, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2320-5012","authenticated-orcid":false,"given":"Xi","family":"Meng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI and IME\/ECE-FST, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-9870-0934","authenticated-orcid":false,"given":"Xiangxun","family":"Zhan","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI and IME\/ECE-FST, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6978-0282","authenticated-orcid":false,"given":"Yatao","family":"Peng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI and IME\/ECE-FST, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4195-4551","authenticated-orcid":false,"given":"Jun","family":"Yin","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI and IME\/ECE-FST, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4883-160X","authenticated-orcid":false,"given":"Shiheng","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, University of Electronic Science and Technology of China, Chengdu, Sichuan, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9696-209X","authenticated-orcid":false,"given":"Chao","family":"Fan","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shannxi, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8023-9075","authenticated-orcid":false,"given":"Zhixiang","family":"Huang","sequence":"additional","affiliation":[{"name":"Key Laboratory of Electromagnetic Environmental Sensing, Anhui Higher Education Institutes, Anhui University, Hefei, Anhui, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2821-648X","authenticated-orcid":false,"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI and IME\/ECE-FST, University of Macau, Macau, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3579-8740","authenticated-orcid":false,"given":"Pui-In","family":"Mak","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Analog and Mixed-Signal VLSI and IME\/ECE-FST, University of Macau, Macau, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3380600"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3111134"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2889690"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3225105"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3031901"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3094934"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185259"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3008298"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2022.3201939"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc.2017.8094572"},{"key":"ref12","volume-title":"Design of Analog CMOS Integrated Circuits","author":"Razavi","year":"2002"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3162665"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.972142"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2602214"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875099"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3094094"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8920\/10906560\/10833673.pdf?arnumber=10833673","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T19:07:11Z","timestamp":1764184031000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10833673\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3]]},"references-count":17,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2025.3526921","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,3]]}}}