{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,5]],"date-time":"2025-05-05T18:40:01Z","timestamp":1746470401780,"version":"3.40.4"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100019054","name":"Beijing Major Science and Technology Project","doi-asserted-by":"publisher","award":["Z221100007722019"],"award-info":[{"award-number":["Z221100007722019"]}],"id":[{"id":"10.13039\/501100019054","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2025,5]]},"DOI":"10.1109\/tcsii.2025.3557793","type":"journal-article","created":{"date-parts":[[2025,4,4]],"date-time":"2025-04-04T21:23:29Z","timestamp":1743801809000},"page":"728-732","source":"Crossref","is-referenced-by-count":0,"title":["A 4\u00d7106 Gb\/s Mixed-Signal PAM-4 Transceivers for Optical Direct-Detect Applications With Adaptive Linearity Compensation in 28-nm CMOS"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-2843-1668","authenticated-orcid":false,"given":"Boyang","family":"Zhang","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}]},{"given":"Tianchen","family":"Ye","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}]},{"given":"Zhifei","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}]},{"given":"Xin","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}]},{"given":"Tianyuan","family":"Zhong","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}]},{"given":"Ruixu","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7162-2427","authenticated-orcid":false,"given":"Weixin","family":"Gai","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, and the Beijing Advanced Innovation Center for Integrated Circuits, Peking University, Beijing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067613"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731650"},{"key":"ref3","first-page":"26","article-title":"A 1-to-112Gb\/s DSP-based wireline transceiver with a flexible clocking scheme in 5nm FinFET","volume-title":"Proc. Symp. VLSI Circuits","author":"Varzagha"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366030"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365929"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067657"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3110088"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454275"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3022851"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2748620"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987712"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2020.3020128"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1364\/OPTICA.3.001060"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3223052"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3211347"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401219"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662482"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631549"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8920\/10981830\/10949626.pdf?arnumber=10949626","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,5]],"date-time":"2025-05-05T18:00:51Z","timestamp":1746468051000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10949626\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5]]},"references-count":18,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2025.3557793","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2025,5]]}}}