{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T22:10:33Z","timestamp":1777327833954,"version":"3.51.4"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100016337","name":"Department for the Economy (DfE) Ph.D. Scholarship","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100016337","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2025,12]]},"DOI":"10.1109\/tcsii.2025.3583042","type":"journal-article","created":{"date-parts":[[2025,6,25]],"date-time":"2025-06-25T14:26:46Z","timestamp":1750861606000},"page":"1877-1881","source":"Crossref","is-referenced-by-count":2,"title":["Smart Watchdog for RISC-V: A Novel Spiking Neural Network Approach to Fault Detection"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-2597-3152","authenticated-orcid":false,"given":"David","family":"Simpson","sequence":"first","affiliation":[{"name":"School of Computing, Engineering and Intelligent Systems, Ulster University, Derry, U.K."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7484-8205","authenticated-orcid":false,"given":"Jim","family":"Harkin","sequence":"additional","affiliation":[{"name":"School of Computing, Engineering and Intelligent Systems, Ulster University, Derry, U.K."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Malachy","family":"McElholm","sequence":"additional","affiliation":[{"name":"School of Computing, Engineering and Intelligent Systems, Ulster University, Derry, U.K."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liam","family":"McDaid","sequence":"additional","affiliation":[{"name":"School of Computing, Engineering and Intelligent Systems, Ulster University, Derry, U.K."}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2014.2310492"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2023.3235582"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180708"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS59296.2023.10224864"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2021.10.065"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474120"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2016.111"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3010743"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2742698"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICIRCA51532.2021.9544797"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2023.3263008"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3353333"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3417613"},{"key":"ref15","volume-title":"The NEORV32 RISC-V processor\u2014Datasheet.","author":"Nolting","year":"2024"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DFT52944.2021.9568342"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.35"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2890846"},{"key":"ref19","volume-title":"SNNtorch.","author":"Eshraghian","year":"2020"},{"key":"ref20","article-title":"One timestep is all you need: Training spiking neural networks with ultra low latency","author":"Chowdhury","year":"2021","journal-title":"arXiv:2110.05929"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2012.6252600"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3147380"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/908740"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2017.2673021"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8920\/11268900\/11051055.pdf?arnumber=11051055","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T19:07:38Z","timestamp":1764184058000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11051055\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12]]},"references-count":24,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2025.3583042","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,12]]}}}