{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T19:14:47Z","timestamp":1764184487820,"version":"3.46.0"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"GRF HKUST","award":["16214318","16212319"],"award-info":[{"award-number":["16214318","16212319"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2025,12]]},"DOI":"10.1109\/tcsii.2025.3588745","type":"journal-article","created":{"date-parts":[[2025,7,15]],"date-time":"2025-07-15T17:45:08Z","timestamp":1752601508000},"page":"1907-1911","source":"Crossref","is-referenced-by-count":0,"title":["A Three-Phase Fully-Integrated Reconfigurable Switched-Capacitor Converter for Near-Threshold Computing"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1859-5685","authenticated-orcid":false,"given":"Yue","family":"Zhong","sequence":"first","affiliation":[{"name":"Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7873-5643","authenticated-orcid":false,"given":"Wing-Hung","family":"Ki","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong, China"}]},{"given":"Yang","family":"Liu","sequence":"additional","affiliation":[{"name":"Key Laboratory of Analog Integrated Circuits and Systems, and the Hangzhou Institute of Technology, Xidian University, Hangzhou, China"}]},{"given":"Lingfeng","family":"Zhu","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6529-0422","authenticated-orcid":false,"given":"Junmin","family":"Jiang","sequence":"additional","affiliation":[{"name":"Department of Electronic and Electrical Engineering, Southern University of Science and Technology, Shenzhen, China"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ISSCC.2015.7063078"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TCSII.2023.3324711"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TPEL.2012.2235084"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TCSII.2020.3046514"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TPEL.2013.2242094"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/isscc.2013.6487775"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/isscc.2014.6757350"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/JSSC.2022.3167704"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/81.611263"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/isscc.2014.6757352"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/JSSC.2015.2461600"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/JSSC.2018.2866929"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/JSSC.2019.2935556"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/isscc.2016.7417988"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/PESC.1995.474969"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/FTFC.2012.6231741"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/EDSSC.2009.5394227"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/ISCAS56072.2025.11043852"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1007\/978-3-642-32770-4_10"},{"key":"ref20","first-page":"5","article-title":"Topologies and design techniques of switched-capacitor converters","volume-title":"Proc. Symposia VLSI Technol. Circuits","author":"Ki"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/TPEL.2007.915182"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/JSSC.2018.2880183"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8920\/11268900\/11079946.pdf?arnumber=11079946","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T19:07:38Z","timestamp":1764184058000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11079946\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12]]},"references-count":22,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2025.3588745","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2025,12]]}}}