{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T14:58:46Z","timestamp":1773154726464,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Project SERICS","award":["PE00000014"],"award-info":[{"award-number":["PE00000014"]}]},{"name":"ICSC National Research Centre for High Performance Computing, Big Data and Quantum Computing under Ministero dell'Universit\u00e0 e della Ricerca (MUR) National Recovery and Resilience Plan"},{"name":"European Union (EU) within the Next Generation EU Program","award":["CN00000013-CN1"],"award-info":[{"award-number":["CN00000013-CN1"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2025,11]]},"DOI":"10.1109\/tcsii.2025.3611107","type":"journal-article","created":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T17:34:06Z","timestamp":1758130446000},"page":"1755-1759","source":"Crossref","is-referenced-by-count":2,"title":["Design of Energy Efficient RFET-Based Polymorphic Logic Gates"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2197-4563","authenticated-orcid":false,"given":"Fanny","family":"Spagnolo","sequence":"first","affiliation":[{"name":"Department of Informatics, Modeling, Electronics and Systems Engineering, University of Calabria, Arcavacata, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9528-1110","authenticated-orcid":false,"given":"Pasquale","family":"Corsonello","sequence":"additional","affiliation":[{"name":"Department of Informatics, Modeling, Electronics and Systems Engineering, University of Calabria, Arcavacata, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1363-9201","authenticated-orcid":false,"given":"Stefania","family":"Perri","sequence":"additional","affiliation":[{"name":"Department of Mechanical, Energy and Management Engineering, University of Calabria, Arcavacata, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067422"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW63119.2024.00037"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-19123-7"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3012084"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3173344"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495587"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-023-28007-2"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20040503"},{"key":"ref9","first-page":"192","article-title":"New polymorphic NAND\/XOR gate","volume-title":"Proc. 7th WSEAS Int. Conf. Appl. Comput. Sci.","author":"Ruzicka"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050921"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00062"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3045380"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS57931.2023.10198032"},{"key":"ref14","first-page":"169","article-title":"Reconfigurable nanowire transistors with multiple independent gates for efficient and programmable combinational circuits","volume-title":"Proc. Design, Autom. Test Eur. Conf. Exhib. (DATE)","author":"Trommer"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2884646"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2816818"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2023.3346361"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2022.108381"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2022.3144010"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546894"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2023.3347397"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479004"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2025.3549531"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.6b07531"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2022.3221836"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8920\/11230143\/11168833.pdf?arnumber=11168833","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,7]],"date-time":"2025-11-07T06:45:42Z","timestamp":1762497942000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11168833\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11]]},"references-count":25,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2025.3611107","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,11]]}}}