{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T19:43:48Z","timestamp":1782589428785,"version":"3.54.5"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2025,12]]},"DOI":"10.1109\/tcsii.2025.3626209","type":"journal-article","created":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T18:08:03Z","timestamp":1761588483000},"page":"2027-2031","source":"Crossref","is-referenced-by-count":1,"title":["ESTU: Enabling Spiking Transformers on Ultra-Low-Power FPGAs"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5265-0759","authenticated-orcid":false,"given":"Gianluca","family":"Leone","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronic Engineering (DIEE), University of Cagliari, Cagliari, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1434-9858","authenticated-orcid":false,"given":"Paola","family":"Busia","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering (DIEE), University of Cagliari, Cagliari, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-2432-5803","authenticated-orcid":false,"given":"Mauro","family":"Orr\u00fa","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering (DIEE), University of Cagliari, Cagliari, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9683-009X","authenticated-orcid":false,"given":"Luigi","family":"Raffo","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering (DIEE), University of Cagliari, Cagliari, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8106-4641","authenticated-orcid":false,"given":"Paolo","family":"Meloni","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering (DIEE), University of Cagliari, Cagliari, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.compbiomed.2024.109225"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2023.1187252"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2022.3194678"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3450966"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/tbcas.2025.3575327"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2024.3487021"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2019.2931595"},{"key":"ref8","article-title":"Spikformer: When spiking neural network meets transformer","author":"Zhou","year":"2022","journal-title":"arXiv:2209.15425"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/INTCEC61833.2024.10603084"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS59952.2024.10595893"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2025.3547275"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/APACE62360.2024.10877394"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s44295-024-00040-5"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10558341"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/BioCAS58349.2023.10388996"},{"key":"ref16","article-title":"Spike-driven transformer v2: Meta spiking neural network architecture inspiring the design of next-generation neuromorphic chips","author":"Yao","year":"2024","journal-title":"arXiv:2404.03663"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2018.8445101"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pone.0186132"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2024.3456552"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9030478"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPL64840.2024.00051"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8920\/11268900\/11218914.pdf?arnumber=11218914","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T19:07:35Z","timestamp":1764184055000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11218914\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12]]},"references-count":21,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2025.3626209","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,12]]}}}