{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T06:22:20Z","timestamp":1767766940117,"version":"3.48.0"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"German Research Foundation (DFG) through the Project DUET","award":["448522219"],"award-info":[{"award-number":["448522219"]}]},{"name":"German Federal Ministry of Education and Research (BMBF) through the Project Fast-BERT","award":["03ZZ05\u00d703"],"award-info":[{"award-number":["03ZZ05\u00d703"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1109\/tcsii.2025.3631479","type":"journal-article","created":{"date-parts":[[2025,11,11]],"date-time":"2025-11-11T18:30:42Z","timestamp":1762885842000},"page":"58-62","source":"Crossref","is-referenced-by-count":0,"title":["A 60 Gbit\/s Integrated Encoderless Duobinary VCSEL-Driver"],"prefix":"10.1109","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-4432-2494","authenticated-orcid":false,"given":"Maximilian","family":"Froitzheim","sequence":"first","affiliation":[{"name":"Chair of Circuit Design and Network Theory, Technische Universität Dresden, Dresden, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6950-6814","authenticated-orcid":false,"given":"Florian","family":"Protze","sequence":"additional","affiliation":[{"name":"Chair of Circuit Design and Network Theory, Technische Universität Dresden, Dresden, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-7933-2906","authenticated-orcid":false,"given":"Franz Alwin","family":"D\u00fcrrwald","sequence":"additional","affiliation":[{"name":"Chair of Circuit Design and Network Theory, Technische Universität Dresden, Dresden, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1851-6828","authenticated-orcid":false,"given":"Ronny","family":"Henker","sequence":"additional","affiliation":[{"name":"Chair of Circuit Design and Network Theory, Technische Universität Dresden, Dresden, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6714-0479","authenticated-orcid":false,"given":"Frank","family":"Ellinger","sequence":"additional","affiliation":[{"name":"Chair of Circuit Design and Network Theory, Technische Universität Dresden, Dresden, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/mmm.2019.2909517"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2008.2001934"},{"volume-title":"Introduction to Communication Systems","year":"1990","author":"Stremler","key":"ref3"},{"volume-title":"Discrete-Time Signal Processing","year":"1989","author":"Oppenheim","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/prime.2016.7519508"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/50.495166"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-05263-1_3"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/tmtt.2018.2851938"},{"volume-title":"Linear Differential Gain Stage","year":"1998","author":"Maina","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/tmtt.2015.2427794"},{"volume-title":"VM50-850-SG VCSEL Datasheet","year":"2021","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2017.2717918"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/access.2024.3353783"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/jlt.2016.2600591"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2022.3179678"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2022.3192711"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8920\/11330179\/11240226.pdf?arnumber=11240226","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T06:17:28Z","timestamp":1767766648000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11240226\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1]]},"references-count":16,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2025.3631479","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2026,1]]}}}