{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,3]],"date-time":"2026-02-03T09:26:00Z","timestamp":1770110760975,"version":"3.49.0"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2023YFB4502804"],"award-info":[{"award-number":["2023YFB4502804"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62031009"],"award-info":[{"award-number":["62031009"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Zhejiang Provincial Natural Science Foundation of China","award":["LDT23F01014F01"],"award-info":[{"award-number":["LDT23F01014F01"]}]},{"DOI":"10.13039\/501100017599","name":"\u201cLeading Goose\u201d Program of Zhejiang Province","doi-asserted-by":"publisher","award":["2024C01107"],"award-info":[{"award-number":["2024C01107"]}],"id":[{"id":"10.13039\/501100017599","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100017599","name":"\u201cLeading Goose\u201d Program of Zhejiang Province","doi-asserted-by":"publisher","award":["2025C01036"],"award-info":[{"award-number":["2025C01036"]}],"id":[{"id":"10.13039\/501100017599","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2026,2]]},"DOI":"10.1109\/tcsii.2025.3639153","type":"journal-article","created":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T18:26:27Z","timestamp":1764613587000},"page":"193-197","source":"Crossref","is-referenced-by-count":0,"title":["A Power-Efficient Hardware Accelerator for Real-Time Hashmap Construction in VVC Intra Block Copy"],"prefix":"10.1109","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-4096-5530","authenticated-orcid":false,"given":"Zehao","family":"Tao","sequence":"first","affiliation":[{"name":"School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1915-1960","authenticated-orcid":false,"given":"Qinghua","family":"Sheng","sequence":"additional","affiliation":[{"name":"School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8479-6960","authenticated-orcid":false,"given":"Xiaofeng","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Communication Engineering, Hangzhou Dianzi University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-8736-8145","authenticated-orcid":false,"given":"Ruiqi","family":"Ma","sequence":"additional","affiliation":[{"name":"School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-5446-3440","authenticated-orcid":false,"given":"Xiaofang","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Electronic Engineering, Information Engineering College, Hangzhou Dianzi University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3025-0938","authenticated-orcid":false,"given":"Haibing","family":"Yin","sequence":"additional","affiliation":[{"name":"School of Communication Engineering, Hangzhou Dianzi University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2021.3101953"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PCS48520.2019.8954512"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP51287.2024.10647721"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2021.3064210"},{"key":"ref5","article-title":"JVET common test conditions and software reference configurations","author":"Bossen","year":"2018"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2024.3379675"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2019.2924810"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2020.3038159"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TBC.2024.3394288"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995274"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401679"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT56656.2022.9974233"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10070866"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2849925"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2968499"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s00778-019-00581-w"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS56072.2025.11043294"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3008932"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2024.3485632"},{"key":"ref20","volume-title":"Vivado Design Suite 7 Series FPGA Libraries Guide","year":"2025"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-06895-4"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8920\/11369803\/11271677.pdf?arnumber=11271677","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,2]],"date-time":"2026-02-02T20:47:47Z","timestamp":1770065267000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11271677\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2]]},"references-count":21,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2025.3639153","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,2]]}}}